THE PERISTALTIC CHARGE COUPLED DEVICE

L.J.M. Esser

Philips Research Laboratories Eindhoven-The Netherlands

Abstract

In charge transfer devices the transfer speed is mainly determined by the transport of the last fraction of each charge bunch.

In a PCCD the transport of especially the last fraction takes place at a substantial distance from the electrodes in the bulk of a semiconductor, where the drift fields are appreciably higher than at the oxide semiconductor interface.

A four phase PCCD with 7.5 μ m gates on top of a homogeneous N-type layer on a high ohmic P-type substrate shows high transfer efficiencies (>99,99%) up to rates of over 100 MHz. Operation of this device up to 1 GHz is expected to be feasible.

The PCCD with the homogeneouslydoped layer has for bulkoperation in comparison with a surface CCD, with the same oxide thickness - a smaller signal charge handling capacity. This is caused by the larger effective distance between the charge and the electrodes.

The charge handling capacity of the PCCD is strongly improved by using a low doped N-layer with a thin strongly doped N-type top layer. Now the main part of the charge is at a small distance to its electrode, still the last fraction is transferred at a substantial distance.

It will be shown that this type of PCCD combines the advantages of a surface CCD and a bulk CCD.

1. Introduction

The PCCD belongs to the class of C(harge) T(ransfer) D(evices). CTD's are B(ucket) B(rigade) D(elay) lines and C(harge) C(oupled) D(evices). The last mentioned devices can be divided into two different species dependent on the type of operation. The first one is the S(urface) CCD, in which the transfer of charge is along the Si-SiO₂ interface. The second one is the B(ulk) CCD in which the transport of charge is in the bulk of the semiconductor. The PCCD belongs to the class of BCCD's. Other types of BCCD's are given in [1] and [2].

In a PCCD mobile carriers in the bulk of a semiconductor are used and the transfer of the last carriers takes place at a substantial distance from the transferring electrodes. These last fractions are constrained between the depletion regions produced by charge transfer electrodes and by an underlying substrate. The manner of charge transfer in the PCCD has some resemblance with the way an "oesophagus" functions. From this the description "peristaltic" has been taken.

Depending on the ratio $\frac{L}{d_2}$ (fig. 1) we distinguish: (a) <u>self-induced-field type</u> (SF-type) (L \gg d₂). For this type the charge transfer is determined by drift fields, caused by variations in carrier density, and by diffusion. (b) <u>externally-induced-field type</u> (EF-type). For this type L is of the same order of magnitude as d₂. Drift fields directly induced by external voltages on the electrodes (fringing fields) become dominant for the charge transfer.

Depending on the dope profile perpendicular to the electrodes we distinguish a PCCD with a homogeneously doped layer and a PCCD with a dope profiled layer.

1.1 Homogeneously doped PCCD

Here one has an N-type epitaxial homogeneously doped layer on a P-type substrate. Depending on the dope levels and the substrate voltage, charges can be transported in the surface mode, the bulk mode, or in a combination of these two.
 (a) The surface mode

This is achieved when the substrate-N-layer depletion region reaches the Si-SiO₂ interface. Then the device operates in the same manner as the conventional surface CCD[3].

(b) The bulk mode

This type of operation has been treated in [4]. Now all the charge is kept in the bulk (no accumulation at the Si-SiO₂ interface), where much higher driftfields exist than at the surface, leading to much shorter transfer times. Because the transport of charge is not at the Si-SiO2 interface the surface states have no effect on the charge transferefficiency. Only trapping centers in the bulk will influence the charge transefficiency. With the present state of technology the number of these centers can be much lower than that of the surface states. However the charge handling capacity of the bulk mode operation is lower than that of the surface mode. This is due to the larger effective distance of the charge to its electrode.

(c) <u>The combined surface and</u> <u>bulk mode</u>

In this mode the charge transfer occurs partly along the surface while the last fraction is transported in the bulk. In this mode of operation the advantages of the two modes mentioned above are combined. These are the large charge handling capacity of the surface mode and the high speed of the bulk mode. However it must be borne in mind that the surface states determine the transferefficiency with the present state of technology.

1.2 Dope profiled layer PCCD

In the PCCD, with a profiled layer, these surface states effects can be avoided, while at the same time the charge handling capacity can be comparative to the surface mode.

Here one has a very thin relatively high doped N-type layer on top of a relatively thick and low doped N-type layer. Most of the charge is present in the highly doped top layer and thus very near to its electrode resulting in a low clock voltage (large charge handling capacity).

2. Principle of the charge transfer

2.1 <u>Self-induced-field type</u> (L≫2)

In this case fringing fields can be neglected. Using a one dimensional model, the charge transfer equation (eq. (2.3)) may be derived with of the aid of the relationship

$$J = \mathcal{Q}\mu E - D \frac{\delta \mathcal{Q}}{\delta x} \qquad (2.1)$$

and the divergence equation for current

$$\frac{\partial \varphi}{\partial t} = -\frac{\partial J}{\partial x} \qquad (2.2)$$

$$\frac{\partial \varphi}{\partial t} = \frac{\partial (D_{\text{eff}} \frac{\partial \varphi}{\partial x})}{\partial x} \qquad (2.3)$$

2.1.1. <u>Homogeneously doped PCCD</u> (a) <u>surface mode operation</u>

For the surface mode operation the transfer behaviour is identical to that of the surface CCD [5], [6]. The p-type substrate is set at a high negative voltage inducing a field by which the charge is driven to the Si-surface. Fig. 2 shows the situation for a single transfer at some time after initiation of the charge transfer. At X=L (channel pinch off point) the charge concentration is supposed to be zero. At X=0 the gradient of the charge is supposed to be zero. The driftfield in the transport direction can be approximated by

$$E = -\frac{d_{I}}{\xi_{I}} \frac{\partial \varphi}{\partial x} \qquad (2.4)$$

The capacitance of the charge to the substrate has been neglected. In equation (2.3)

$$\mathcal{D}_{eff} = \mathcal{M}\left(\mathcal{Q}\frac{d}{\xi_{i}} + \frac{kT}{q}\right) \quad (2.5)$$

For the remaining charge at time t we define

$$\mathcal{Q}_{\mathbf{r}} = \frac{1}{L} \int \mathcal{Q}(\mathbf{x}, t) d\mathbf{x} \qquad (2.6)$$

and for the initial charge

$$k_{i} = k_{p}(0)$$
 (2.7)

Numerical solution of the charge transfer (eq. (2.3)) with $Q_1 = 5 \times 10^{-11} \text{ g}$ C/cm⁻ is shown in fig. 5 (curve 1), where

 $\mathcal{E} = \frac{\mathcal{Q}_{r}}{\mathcal{Q}_{r}} \qquad (2.8)$

It can be seen that after a few times T the fractional remaining charge ($\boldsymbol{\xi}$) is less than a few percent, and the main part of the transfertime is determined by the last fraction. So one gets a considerably improved transfer when the transfer for the last fraction of the charge is accellerated.

(b) <u>bulk mode operation</u> (fig.3) For simplicity we suppose a very high ohmic substrate, so we can neglect the depletion region in the N-layer, caused by the negative biased P-substrate, as well as the charge-substrate capacitance. By using the gradual channel approximation of Shockley we derive for the self-induced drift field

$$E = -\left(\frac{d_{l}}{\varepsilon_{l}} + \frac{\alpha}{\varepsilon_{2}}\right)\frac{\partial \varphi}{\partial x} \qquad (2.9)$$

and for the effective diffusion coefficient of eq. (2.3)

$$\mathcal{D}_{elf} = \mathcal{M}\left[\mathcal{Q}\left(\frac{d_{l}}{\varepsilon_{l}} + \frac{d}{\varepsilon_{q}}\right) + \frac{kT}{Q}\right] \quad (2.10)$$

In eq. (2.9) and (2.10) the term d is place and time dependent. When initially the bulk is completely filled then d varies from zero to approximately d₂ during transfer. One may expect an effective value (d eff) which lies between zero and d₂. Calculations show that d eff is almost equal to d₂. (fig. 5, curve 2, N_d=10¹⁵ cm⁻³). This is due to the fact that the last fraction of the charge, which determines the transfertime, is almost at a distance of d₂. This means that in principle the transfer behaviour in the bulk mode is almost the same as in the PCCD surface mode of operation with an increased oxide thickness of

$$t_{ox} = B d', \qquad (2.11)$$

where

$$B = \left(1 + \frac{d_2 \mathcal{E}_i}{\mathcal{E}_2 d_i} \right) \qquad (2.12)$$

This decreases the self-induced transfer time constant by a factor of B[4].

The minimum clockvoltage for a B times thicker oxide will increase with a factor of B for the same amount of charge. However for the bulk mode operated PCCD this factor will be

$$C = \left(I + \frac{d_{g} \mathcal{E}_{I}}{\mathcal{E}_{g} d_{I}}\right) \simeq \frac{B}{2} \quad (2.13)$$

because the effective distance of the completely filled bulk charge is

$$Cd_{i} \simeq \frac{B}{2}d_{i}$$
 (2.14)

The degree of doping of the P-substrate and the N-layer does not significantly alter the principle of operation of the device (fig.6). It can be shown that B is the ratio of the oxide capacitance to the parallel capacitance of the charge bunch at pinch off (d_{21}) to its elec trode and substrate.

$$B = \frac{d_{22}(1+\frac{N_d}{N_a})(1+\frac{d_{21}\mathcal{E}_1}{\mathcal{E}_2 d_1})}{d_{1}+d_{22}\frac{N_d}{N_a}+\frac{\mathcal{E}_1}{\mathcal{E}_1}d_1} \quad (2.15)$$

(c) <u>surface and bulkmode</u> operation

In the following considerations, for convenience, we will suppose a very high ohmic substrate.

Fig. 4 shows the situation as a charge packet is transferred. At $X=X_1$ the accumulation charge is zero. During transfer X_1 moves from X=L to X=0. For the self-induced drift fields one finds

$$E = -\frac{d_i}{\varepsilon_i} \frac{\partial \ell}{\partial x}, \quad 0 < X < X_i \quad (2.16)$$

and

$$E = -\left[\frac{d_i}{\varepsilon_i} + \frac{d}{\varepsilon_i}\right] \frac{\delta \varphi}{\delta x}, \quad x_i < X < L \quad (2.17)$$

These yield to the corresponding effective diffusion coefficients given by eq's (2.5) and (2.10). The bulk- and surface-mobility are assumed to be alike, so that Q and \bigcirc are continuous at the moving boundary X₁.

A result of the numerical solution of the charge transfer equations is shown in fig. 5 (graph 3) for $N_d = 2 \times 10^{-4} \text{ cm}^3$. When the surface charge dominates the transfer process, curve 3, follows approximately curve 1 of the surface mode. After a few time constants, when the accumulation charge has disappeared, $(X_1 \cong 0)$ curve 3 follows almost curve 2 (bulk transfer). Curve 3 is almost identical to curve 2, when curve 2 is shifted to the right by an amount almost equal to the time needed for the transfer of the surface accumulation charge (in this case 80%). Numerical calculations show that this still holds when the difference in surface- and bulk-mobility is taken into account.

The time needed for the transfer of the first 80-95% of the charge is negligible compared to the transfertime of the last fraction. Thus the device behaves almost as if all the charge is at the pinch off level (d₂). When we use e.g. trapezoidal clockpulses, the minimum necessary top to top clock-voltage \hat{V} is then given by

$$\hat{\mathbf{V}} = \frac{\mathcal{Q}}{\mathcal{E}_{I}} + \frac{\mathcal{N}_{d}}{\mathcal{E}_{I}} + \frac{\mathcal{M}_{d}}{\mathcal{E}_{g}} = (2.18)$$
$$= \frac{\mathcal{V}_{g}}{\mathcal{E}_{g}} + \mathcal{V}_{g}$$

For the surface mode of operation, which has the highest charge handling capacity, the minimum clockvoltage is V (eq.(2.18)). The extra necessary clock voltage V, caused by the bulkcharge, is shown in fig. 7. V can considerably be reduced by decreasing the dope level of the N-layer. We see, with an extra voltage of some volts (N small), this type of PCC D) has the same charge handling capacity as for the surface mode of operation. From the point of view of the charge transfer it behaves as a CCD with a substantially thick oxide (eq. (2.11)). It is obvious that with the present state of technology the transferefficiency is determined by the surface states for this mode of operation. The following device, however, combines the advantages of the surface and bulkmode operation, while avoiding the influence of the surface states.

2.1.2. Dope profiled layer PCCD

As has been shown, when the last fraction of the charge is transferred at a depth of d2, from the point of view of the charge transfer the device behaves as if all the charge is transferred at that depth. Consequently, in principle the transferinefficiency (\mathcal{E}) is almost decreased by the corresponding factor B (eq. (2.12) and fig. 5) in comparison with the surface mode of operation. By storing the former accumulation part, very near its electrode, in a very thin relatively high doped $\mathrm{N}_1\mbox{-layer}$ on top of a substantially thick and relatively low doped N_2 -layer, (fig. 8) then all the charge is confined to the bulk and the influence of the surface states is eliminated.

For both regions $0 < X < X_1$ and $X_{1} < X < L$ equations (2.9) and (2.10) are valid. At the mo-ving boundary X_{1} , Q and \bigotimes_{X} are continuous. The graph, from numerical calculations of the appropriate transfer equations, as one should expect, is found to lie between graph 3 and 2 of fig. 5. Where

where $N_1 = 1.4 \times 10^{16} \text{ cm}^{-3} \text{ d}_3 = 0.3 \text{ } \mu\text{m}$ $N_2 = 2 \times 10^{14} \text{ cm}^{-3} \text{ d}_2 = 5 \text{ } \mu\text{m}$ $Q_1 = q \times 5 \times 10^{11} \text{ cm}^{-2} \text{ d}_1^2 = 0.1 \text{ } \mu\text{m}$

was taken.

If the bulk is completely filled the depth (Z) of the center of gravity, from the Si-SiO₂ inter-face, of the charge profile² is face, of the charge profile given by

$$Z = \frac{(N_1 - N_2) \frac{d_3^2}{2} + N_2 \frac{d_2^2}{2}}{(N_1 - N_2) d_3 + N_2 d_2}$$
(2.19)

The effective distance of the charge to its electrode is

$$\alpha'_{z} = \alpha'_{i} + \frac{\varepsilon_{i}}{\varepsilon_{z}} z \qquad (2.20)$$

The minimum necessary clockvoltage $\mathbf{\tilde{V}}$ is found to be

$$\hat{\mathbf{V}} = \mathbf{V}_{5} + \mathbf{V}_{e} = \mathcal{Q}\left(\frac{\mathbf{d}_{i}}{\mathbf{\xi}_{i}} + \frac{\mathbf{Z}}{\mathbf{\xi}_{g}}\right) \qquad (2.21)$$

When we suppose: $Q_i = q \cdot 10 \frac{12 \text{ cm}^2}{2 \text{ cm}^3}$ $N_1 = 3 \times 1016 \text{ cm}^3$ $N_2 = 2 \times 10^{14} \text{ cm}^3$

 $\begin{array}{rcl} d_{1} &=& 0.1\,\mu m \\ d_{2} &=& 5\,\,\mu m \\ d_{3} &=& 0.3\,\mu m \end{array}$

then Z=0.38 μm and d $_{Z}$ = 0.23 μm From the point of view of the clockvoltage the device behaves as a surface device with an oxide thickness of 0.23 $\mu m.$ While, from the point of view of charge transfer it roughly behaves as a bulk device where all the charge is transferred at a depth of $\beta(\epsilon_{1/\epsilon})\alpha_{1} = 4.8 \,\mu\text{m}$. (see eq.'s (2.11) and (2.12)). The clockvoltage needed for the given example is

$$\hat{\gamma} = V_5 + V_6 = (5+6.4)$$
 volts

For the profiled PCCD where we have only bulktransport it is not required to have an oxide layer. Schottky barrier or PN-junctions can be used. A clockvoltage of 6.4 volts would then be sufficient. Which very nearly equals the clockvoltage for the surface mode of operation for 0.1 µm oxide thickness. Thus the profiled PCCD combines high charge handling capacity, freedom of surface states, at high transfer speeds.

2.1.3. The transfer of small charge fractions

The transferinefficiency of small charge fractions for all the

operation modes of the SF-type PCCD can be written $\begin{bmatrix} 5 \end{bmatrix}$ as

$$\mathcal{E} = \exp\left[-\frac{t}{\tau_{s}}\right] \qquad (2.22)$$

where

$$\Gamma_{s} = \frac{4}{\pi^{2}} \frac{9L^{2}}{kT_{\mu}} \simeq \frac{4}{\pi^{2}} \frac{40L^{2}}{\mu} \qquad (2.23)$$

This time constant is responsable for the relative slow transfer of the last charge fraction. A strongly decreased time constant for this last fraction will give a large improvement in transferspeed. Such a reduced time constant will be found for the externally-induced-field type.

2.2 Externally-induced-field type

Now L and d are of the same **ar**-der of magnitude. The driftfields (fringing fields) induced by externally applied potentials become very important, especially for the transfer of the last charge fraction. When there is no mobile charge in the device the potentials very near to the transferring electrode will be determined by that electrode so only a small driftfield may be expected. Deeper in the bulk the potential becomes more dependent on the potentials of the *heighbouring* electrodes so larger drift fields will exist there [4], [8], [9]. As a function of X (transfer direction) at $X = \frac{L}{2}$ a minimum for the drift field, below the transferring gate, is found. The drift field as a function of the depth, Y, for $X = \frac{L}{2}$, is given in fig. 9 [8]. A maximum for Y, (saddle point) of $E = \frac{V_{2L}}{2L}$, is found at a depth of $Y \simeq \frac{L}{2}$. When the last fraction is transferred at a depth around $\frac{1}{2}$ we will have a very short transfertime leading to high transferefficiencies (complete transfer) at high clock rates. This situation will occur in the homogeneously doped layer PCCD for bulk-mode operation and in the profiled PCCD, which has at the same time a good charge handling capacity.

In the profiled PCCD the main part of the charge is very near to its electrode. The charge packet will mainly be transferred by selfinduced fields, while the last fraction is driven further into the layer where much higher driftfields exist. The fractional charge with time will then be characterized by graph 4 of fig. $5 \begin{bmatrix} 10 \end{bmatrix}$. The transferefficiency will only be limited by bulkcenters.

For the transfer of a small fraction with the same boundary conditions at X=0 and X=L it is possible to write [11]

$$\mathcal{E} = \exp\left[-\frac{t}{\tau_{o}}\right] \qquad (2.24)$$

$$t^{-1} = \frac{-1}{\tau_{p} \log E}$$
 (2.25)

where
$$\zeta_{e} = \frac{4}{\pi^{2}} \frac{L}{E\mu}$$
 (2.26)

For
$$E = \frac{V}{2L}$$
 with $V = 5$ volt
 $\frac{T_s}{T_e} = \frac{2V}{2kT} \approx 100$ (2.27)

An improvement of two orders of magnitude for the EF-time constant, in comparison to the diffusion time constant for the SF-type. The inverse transfertime shown by eq. (2.25)for a given transferinefficiency can be seen as a minimum upperbound. When we consider the charge transfer at a depth of about $\frac{1}{2}$ as "surf riding" caused by a traveling wave then the maximum upperbound is found by

$$t^{-1} = \frac{\mu V}{2L^2} \simeq \frac{0.4}{\tau_o}$$
 (2.28)

3. Experimental results and discussion

The first experimental results have been obtained with a SF-type PCCD with a substrate dope level of N =2x10 16 cm³ homogeneously doped epi-layer Nd =4x10 14 cm³ epi-layer thickness d2 =6.8 µm oxide thickness d1 =0.12 µm 3Ø, Al electrodes length L=50 µm gap G = 10µm The experimental result of this device for one transfer has been given in [4] by which the factor B (eq. (2.14)) has been verified. A low frequency transferinefficiency of $\boldsymbol{\xi} = 1\%$ per transfer up to about 3.5 MHz and $\boldsymbol{\xi} \simeq 5\%$ at 10 MHz was measured. The device was driven in the surface+bulk mode. Our low frequency transferinefficiency qualitatively agrees with that, obtained from extrapolation of the results given in [2].

To eliminate the influence of the electrode gaps on the transferefficiency, a four phase EF-type PCCD provided with a two layer metallization of aluminium and poly crystalline silicon electrodes on a homogeneously doped N-type epitaxial layer was made (fig. 10). The data of the dope levels and geometry are: substrate dope level N = $6x10_{14}^{-3}$ epi-layer dope level N = $6x10_{14}^{-3}$ cm⁻³ epi-layer thickness d²=4.5 µm oxide thickness d²=0.15 µm 4Ø, electrode length L=7.5 µm number of electrodes 512

A transferinefficiency for bulk-

transfer and real zero operation of $\mathcal{E} \simeq 7 \times 10^{-5}$ per transfer has been measured in excess of 100 MHz. Real or fat zero operation had no influence on \mathcal{E} . Below some hundred kHz the \mathcal{E} became worse due to trapping effects. The worst response was found for a "one" after 250 or more "zero's" at 100 kHz, namely

"zero's" at 100 kHz, namely $\varepsilon_1 \simeq 3.10^{-1}$ corresponding with an effective bulkcenterconcentration of about 2×10^{11} cm⁻³. Because of the much larger generation time constant of trapped electrons compared to the capture time constant, the transferefficiency of a "zero" after a large number of "one's" was always much better. At 100 kHz we found $\varepsilon_0 < 5.10^{-5}$.

When we calculate the maximum frequency, for the given device from equations (2.25) and (2.26) with V=5 volt, we find a 400 MHz clockfrequency for $\boldsymbol{\xi} = 10^{-2}$ 800 MHz clockfrequency for $\boldsymbol{\xi} = 10^{-2}$ From equation (2.28) it can be concluded that operation at clockfrequencies above 1GHz is possible. Preliminary experiments measured up to 50 MHz on a profiled layer PCCD show transferinefficiencies of about 10^{-4} .

4. <u>Conclusions</u>

It has been shown, both by the aid of simplified theoretical models and by experiment, that the PCCD has a high charge handling capacity and is capable of transferring charge at high transferefficiencies (> 99,99%) and at high operating frequencies (> 100 MHz). In [12] more detailed consi-

derations, calculated and experimental results, including the numerical method will be given.

Acknowledgements

The author wishes to acknowledge M.J.J Theunissen and Miss. T. Heeren for the practical implementation of the PCCD, B. Visser for assistance in the measurements, A.C. Vliegenthart for assistance in the numerical solution of the moving boundary problems and J.G. van Santen, M.G. Collet, M.V. Whelan and F.L.J. Sangster for helpful discussions on the PCCD.

Eindhoven, August 1973,

References

- R.H. Walden, R.H. Krambeck, R.J. Strain, J.McKenna, N.L. Schryer and G.E. Smith, B.S.T.J. 51, 1635 (1972).
- [2] I. Takamoto, H.Sunami, S.Ohba, M. Aoki and M.Kubo, Intl. Conf. on "Solid State Devices", Tokyo (August 1973).
- [3] W.S. Boyle and G.E. Smith, B.S.T. J. 49, 587 (1970)
- [4] L.J.M. Esser, Electr.Lett. 8, 620 (1972).
- [5] C.K. Kim, I.S.S.C.C., Philadelphia (1971).
- [6] **R.J.** Strain and N.L. Schryer, B.S.T.J. 50 , 1721 (1971).
- [7] M.G. Collet and L.J.M. Esser, Advances in Solid State Phys. (1973).
- [8] M.G. Collet, Device Research Conf. Boulder (1973).
- [9] J.McKenna and N.L. Schryer, B.S.T.J. 52, 669 (1973).
- [10] H.S. Lee and L.G. Heller, IEEE Trans. Electron Devices ED-19, 1270 (1972).
- [11] G.F. Amelio, B.S.T.J. 51, 705 (1972).
- [12] L.J.M. Esser and A.C. Vliegenthart, to be published.







fig. 2 Surface mode operation







276

