



A Flexible 14-bit Column-Parallel ADC Concept for Application in Wafer-Scale X-ray CMOS Imagers

June 11th, 2015

Henk Derks, Daniel Verbugt, Laurens Korthout,
Wim de Haan, Wasim Muhammad, Pierluigi
Albertini



Contents

- Why a column parallel ADC in wafer-scale X-ray image sensors?
- Key specifications
- Converter principle
- Block diagram
- Lay-out
- Critical design aspects
- Extensions to further increase flexibility
- Conclusions

Why a column parallel ADC?


- For reasons of *performance*
 - No sensitive analog off-chip connections needed resulting in less induced crosstalk and noise
 - Parallel conversion of columns resulting in high-speed and high resolution readout of large pixel arrays
- For reasons of *costs*
 - No separate discrete ADCs and PCB area required

Key specifications


- Technology node: **0.35 μm** , four metal, dual poly CMOS
- Dimensions single ADC: **67 (100) μm x 2800 μm**
- Conversion time: total 58 cycles with a clock period of 100ns (10MHz clock) results in a conversion time of **5.8 μs**
- Conversion gain: **$\sim 110\mu\text{V}/\text{DN}$ @ ADCref 2.8V**
- Total noise: 1.6DN / **175 μV_{RMS}**
- (Single) ADC current consumption **90 μA @ 3.5V**

Converter principle


- Principle of ADC is based on a multi-slope thermometer code search methodology: this is a variant of successive approximation
- This architecture has been selected for reasons of size, speed, resolution and power consumption
- 14 bits are determined in 4 scans consisting of repetitive charge redistribution between unit capacitors




Scan 1, caps charged to V_{ref}



Scan 2, caps charged to $0; 1/16V_{ref}; \dots; 15/16V_{ref}$




Scan 3, single cap charged to $0; 1/16V_{ref}; \dots; 15/16V_{ref}$




Scan 4, cap charged to $0; 1/64V_{ref}; \dots; 3/64V_{ref}$

Block diagram 14-bit col parallel ADC




Operating principle based on (capacitor) matching: 14 bit is limit for resolution


Conversion process







Overall dimensions and block ratios




Critical design aspects






One ADC serves multiple pixel dimensions required for multiple applications

Block diagram binning implementation



1:2 binning is basically averaging the output of two vertically adjacent pixels implemented by using the offset compensation capacitors as capacitive divider

DFT implementations



Conclusions

- An on-chip column-parallel ADC is attractive for cost and performance reasons
- The presented successive approximation ADC concept is power efficient, flexible and serves various applications