

# Column-Parallel Oversampled ADCs for High Performance CMOS Image Sensors

Youngcheol Chae

Department of Electrical and Electronic Engineering  
Yonsei University, Seoul, Korea

**Abstract** In this paper, the operation of column-parallel oversampled ADCs for CMOS imager is reviewed and several implementations are described. Both architectural and circuit level innovations are explained for practical column-parallel implementations and prototype implementations are described. Because of their multiple sampling nature, such column-parallel oversampled ADCs have also been investigated for high performance imagers, e.g. low-light level imaging and compressed sensing. Finally, several extensions of column-parallel oversampled ADCs are briefly discussed.

**Keywords:** Column-parallel oversampled ADC, CMOS image sensor, high-speed imaging, low-light level imaging, compressed sensing

## 1. Introduction

A column-parallel ADC architecture provides a good trade-off among frame rate, the number of columns, noise performance and power consumption, and thus it has been widely used in CMOS image sensors. Several column-parallel ADCs have been extensively investigated, such as single-slope ADC, cyclic ADC, SAR ADC, and  $\Delta\Sigma$  ADC. Each ADC architecture imposes unique features, and thus architectural level understanding is essential for target imaging applications. Although the  $\Delta\Sigma$  ADC could provide high resolution with less accurate analog components, column-parallel integrations were not widely used because of the complexity of  $\Delta\Sigma$  modulator and following decimation filter. However, the recent advance of architectural and circuit level innovations make the architecture feasible and open up many different possibilities [1].

The paper is organized as follows. Section 2 reviews column-parallel oversampled ADCs. Section 3 describes key innovative aspects for the ADC implementations. Finally, extension and outlook are briefly discussed in Section 4.

## 2. Column-Parallel Oversampled ADCs

### A. Oversampled ADC

Sensor applications typically require ADCs with both high absolute accuracy and high resolution [2]. Since the input signals are near DC, such ADCs must be robust to offset and flicker noise, also required for imaging applications. Unlike Nyquist ADCs, oversampled  $\Delta\Sigma$  ADCs, by utilizing oversampling and noise-shaping, can achieve high resolution without relying on component matching property and so can achieve better energy efficiency without the help of calibration, especially, when 12b+ resolution required. For sensor applications, such ADCs usually operate in incremental mode, in which they are first reset and then operate for a fixed number of cycles.

### B. First-Order $\Delta\Sigma$ ADC

Earlier work described the operation of the first-order  $\Delta\Sigma$  ADC in incremental mode, which includes the first-order switched-capacitor (SC) loop filter, and a counter for digital decimation filter, resulting in 16 bit resolution, 12  $\mu$ V offset, and 1 second conversion time [3]. Because of this low complexity, the first-order incremental  $\Delta\Sigma$  ADC had been applied for column-parallel ADCs of CMOS imagers [4]. However, it has several drawbacks.

The first-order converter requires  $2^N$  cycles for N-bit resolution leading to a long conversion time and thus resulting in poor energy-efficiency. Moreover, it suffers severe limited cycles for DC input and the finite DC-gain of an integrator also causes limited cycles. To avoid such problems, high DC-gain is required for its loop filter implementation, which is not desirable for column-parallel integration.

### C. High-Order $\Delta\Sigma$ ADC

To achieve a reduced conversion time, higher-order incremental  $\Delta\Sigma$  ADC was proposed by using MASH architecture. A MASH 1-1 implementation was used in [5] and had been adopted in column-parallel ADCs [6]. However, it imposes stringent requirements of loop filter implementation to avoid limited cycle issue as the first-order ADC. The use of single-loop topology circumvents the issue, and several implementations result in 20 bit resolution with reduced conversion time [7]. A single-loop second-order  $\Delta\Sigma$  ADC was introduced for fully-integrated column-parallel ADCs, which result in 2.1M pixel, 120 fps CMOS imager [1]. Within a 4.5 $\mu$ m column-pitch, a compact  $\Delta\Sigma$  ADC employing a compact low-power modulator and a matched decimation filter with digital CDS functionality. The prototype imager presented the temporal noise level of 2.4e- and a dynamic range of 73dB, achieving the state-of-the-art energy-efficiency of 1.7e-nJ. This approach has been extended to third-order implementation for the further reduction of conversion time and verified with 1000 column-parallel ADCs [8].

### D. Extended Counting ADC

Alternative approach to achieve a reduced conversion time is the extended-counting ADC, in which the residue of a coarse  $\Delta\Sigma$  ADC is digitized by a fine Nyquist ADC [9]. This two-step approach can be energy-efficient, because the resolution requirement of  $\Delta\Sigma$  ADC is relaxed by the fast Nyquist ADC. The first or second-order extended-counting ADCs were implemented and achieved good energy-efficiencies. Such an advantage is still valid for CMOS imagers, since the coarse  $\Delta\Sigma$  ADC samples input signal for multiple times, which reduces input noise without suffering dynamic range reduction, and the fine Nyquist ADC manages the level of quantization noise. Column-parallel extended-counting ADCs with a coarse first-order  $\Delta\Sigma$  ADC and a fine cyclic ADC were implemented for low-light level imaging [10]. The prototype 1Mpixel imager demonstrated the very low temporal noise of 1.2e- and a wide dynamic range of 82dB. An

alternative prototype achieved 24 Mpixel 10.2 fps with 14 bit resolution [11].

### 3. ADC Implementation

#### A. Inverter-based $\Delta\Sigma$ Modulator

Since the operational amplifier consumes considerable area and power, a logic inverter can be used for the column-parallel implementation of  $\Delta\Sigma$  modulator [1]. Since the offset voltage of an inverter is sensitive to PVT variations, a dynamic offset cancellation technique is also applied [12]. Both PMOS and NMOS of an inverter contribute to  $g_m$  while sharing the same supply current. As a result, the intrinsic current efficiency becomes double. In addition, the inverter behaves as a class-AB amplifier and thus large driving current can be obtained with less quiescent current. Inverter-based  $\Delta\Sigma$  modulators achieved state-of-the-art ADC FoMs of 50-300 fI/steps with 12-20 bit resolutions [1], [2], [8], [13]-[14]. For CMOS imager, a 13-bit  $\Delta\Sigma$  modulator was implemented within the area of  $4.5\mu\text{m} \times 300\mu\text{m}$ , which was comparable to the area of single-slope ADC. The inherent PVT variations of an inverter often limits its performance, but recently several techniques have been successfully demonstrated to address this issue by adjusting supply voltage [8] or body voltage [13] or by using capacitive biasing from current source [14]. This progress makes the inverter-based  $\Delta\Sigma$  modulators more visible for its column-parallel integration. Because of multiple sampling effect, the required first sampling capacitor of a  $\Delta\Sigma$  ADC is much smaller than that of a Nyquist ADC, which is also important advantage especially targeted for high resolutions ( $>12\text{bit}$ ).

#### B. Decimation Filter

The decimation filter decodes the modulator's bit-stream and produces a digital value. A sinc-type filter is commonly used for the decimation filter, but this is not essential for an incremental operation because of the static input (no needs to be linear phase). Therefore, a decimation filter composed of integrators with the same orders of the modulator, so called matched filter, is sufficient. A second-order matched filter was implemented with a ripple counter for the first integrator and an accumulator for the second integrator [1], whose weight coefficient of the filter corresponds to a triangular shape. The overall TR counts of the second-order matched filter were 320 for 14-bit decimation, which only occupied the area of  $4.5\mu\text{m} \times 300\mu\text{m}$  including 14-bit SRAM bank in a  $0.13\mu\text{m}$  CMOS technology. Therefore, the area burden of digital decimation filter would become negligible w.r.t. process scaling.

### 4. Extension and Outlook

The column-parallel implementation of  $\Delta\Sigma$  ADC has been further investigated for compressed sensing (CS). To reduce the ADC sampling rate, the conventional CS requires an additional analog-processing. However, this CS can be performed within the column-parallel  $\Delta\Sigma$  ADCs due to the decimation filter's post-processing ability [15]. A prototype with the first-order column-parallel  $\Delta\Sigma$  ADC demonstrated that the compression ratio of 1/4, 1/8, or 1/16 was achieved without any additional hardware penalty and in turn the frame rate of the imager was boosted without extra power increase. The column-parallel  $\Delta\Sigma$  ADCs have also been applied for the readout-IC of a capacitive touch-screen panel [16]. The ADC architecture was adopted from [1], and the prototype readout-IC achieved a 60dB SNR

with 200 Hz frame rate and improved noise immunity.

Due to multiple sampling, noise shaping and digital post filtering, the column-parallel oversampled ADC can provide superior noise performance over other approaches and thus can be applicable to high performance CMOS imagers as well as various array-type sensors.

### References

- [1] Y. Chae, et al: "120 frame/s CMOS Image Sensor with Column-Parallel  $\Delta\Sigma$  ADC Architecture," IEEE J. Solid-State Circuits, Vol. 44, No. 2, pp. 236-247 (Jan. 2011).
- [2] R. Wu, et al: "A 20-b  $\pm 40\text{mV}$  Range Read-Out IC with 50nV Offset and 0.04% Gain Error for Bridge Transducers," IEEE J. Solid-State Circuits, Vol. 47, No. 9, pp. 2152-2163 (Sept. 2012).
- [3] J. Robert, et al: "A 16-bit Low-Voltage CMOS A/D Converter," IEEE J. Solid-State Circuits, Vol. SC-22, No. 2, pp. 157-163 (Apr. 1987).
- [4] S. K. Mendis, et al: "Low-light-level image sensor with on-chip signal processing," in Proc. SPIE, pp.23-33 (1993).
- [5] J. Robert and P. Deval, "A second-order high-resolution incremental A/D converter with offset and charge injection compensation," IEEE J. Solid-State Circuits, vol. 23, pp. 736-741 (Jun. 1988).
- [6] J. Nakamura, et al: "On-focal-plane processing for current-mode active pixel sensors," IEEE Trans. Electron Devices, vol. 44, pp. 1747-1758 (Oct. 1997).
- [7] V. Quiquempoix, et al: "A Low-Power 22-bit Incremental ADC," IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1562-1571, (Jul. 2006).
- [8] J. Yeo, et al: "A Current Regulator For Inverter-Based Massively Column-Parallel  $\Delta\Sigma$  ADCs" IEEE Trans. Circuits and Systems – II vol. 61, no. 4. Pp. 224-228, (Apr. 2014).
- [9] P. Rombouts, et al: "A 13.5-b 1.2-V Micropower Extended Counting A/D Converter," IEEE J. Solid-State Circuits, vol. 36, no. 2, pp. 176-183 (Feb. 2001).
- [10] M-W. Seo, et al: "A low-noise high intrasene dynamic range CMOS image sensor with a 13 to 19b variable-resolution column-parallel folding integration cyclic ADC," IEEE J. Solid-State Circuits, Vol. 47, No. 1, pp. 273-283 (Jan. 2012).
- [11] J.-H. Kim, et al: "A 14b Extended Counting ADC Implemented in a 24Mpixel APS-C CMOS Image Sensor" IEEE ISSCC, pp. 390-391 (Feb. 2012).
- [12] Y. Chae and G Han: "Low voltage, low power, inverter-based switched-capacitor delta-sigma modulator," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 458-472 (Feb. 2009).
- [13] H. Luo, et al: "A 0.8-V 230- $\mu\text{W}$  98-dB DR Inverter-Based  $\Sigma\Delta$  Modulator for Audio Applications," IEEE J. Solid-State Circuits, vol. 48, no. 10, pp. 2430-2441 (Oct. 2013).
- [14] Y. Chae, et al: "A 6.3 $\mu\text{W}$  20bit Incremental Zoom-ADC with 6ppm INL and 1 $\mu\text{V}$  Offset," IEEE J. Solid-State Circuits, vol. 48, no. 12, pp. 2019-2027 (Dec. 2013).
- [15] Y. Oike, et al: "CMOS Image Sensor With Per-Column  $\Sigma\Delta$  ADC and Programmable Compressed Sensing," IEEE J. Solid-State Circuits, vol. 48, no. 1, pp. 318-328 (Jan. 2013).
- [16] J.-E. Park, et al: "A Reconfigurable 40-to-67dB SNR 50-to-6400 Hz frame-rate, column-parallel Readout IC for Capacitive Touch-Screen Panels," IEEE J. Solid-State Circuits, vol. 49, no. 1, pp. 2305-2318 (Oct. 2014).