

Fig. 4. 2bit/step SAR-ADC with dynamic threshold configuring comparator.




Fig. 5. Experimental results of speed improvement by 2bit/step.

To increase the maximum sampling frequency of SAR-ADC, multi-bit/step technique is often used [5]. To reduce the circuit area and power consumption in 2bit/step, we have reported a technique to use a dynamic threshold configuring comparator [6]. In the proposed technique (Fig.4), after the external clock (CLK_{ext}) sets down, successive approximation (SA) cycle 1 starts by rising ϕ_1 and the first comparator with fixed threshold decides the first bit (MSB). After the first bit decision, the threshold voltage of the threshold configuring comparator (V_{TH}) is set depending on the result of the first bit. In this case, V_{TH} is set to $3/4$, and then ϕ_2 is asserted and second bit is decided. Therefore, 2bit result is acquired in a single cycle. By repeating the same procedure, the ADC achieves 8bit conversion with 4 SA-cycles. Test chip fabricated in 40-nm CMOS has achieved 60% speed improvement by dynamic threshold configuring 2step/bit technique (Fig.5).

Leakage power is severe problem of advanced CMOS technology. In digital circuits, power gating is often used to reduce the leakage power. Same kind of technique can also be used for ADC [7]. However, the on resistance of power switch becomes very large and degrade the performance of the ADC if the power supply voltage is around 0.5V, because the high V_{th} MOSFET should be used for power switch. In our previous reported power gating technique [8], the control voltage of power switch is self-bootstrapped to reduce the on-resistance. As shown in Fig. 6, the ADC consists of Wakeup and Sample (“WaS”) logic, bootstrapped S/H circuit, asynchronous clock generator, comparator, DAC, SAR logic, clock boosting (CB) circuit, power gating switches, and output registers (D-FFs). Internal clock and control signal for power gating are automatically generated and conversion-cycle level self-power gating is realized. As shown in Fig.7, 98% leakage power reduction has been achieved at low frequency. The test chip demonstrated 650pW operation at 0.5V power supply.

4. Conclusion

The energy improvement techniques have been introduced. Each techniques can be combined to realize a power scalability in wide frequency range.




Fig. 6. Self-power gating technique to reduce leakage power.




Fig. 7. Experimental results of leakage power reduction by self power gating.

References

- [1] M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E.A.M. Klumperink, and B. Nauta, “A 10-bit Charge-Redistribution ADC Consuming 1.9 μ W at 1MS/s,” *IEEE Journal Solid-State Circuits*, vol.45, no.5, pp.1007-1015, May 2010.
- [2] P. Harpe, Yan Zhang, G. Dolmans, K. Philips, and H.de Groot, “A 7-to-10b 0-to-4MS/s Flexible SAR ADC with 6.5-to-16fJ/conversion-step,” *IEEE ISSCC*, pp.472-473, Feb. 2012.
- [3] P. Harpe, E. Cantatore, and A. van Roermund, “A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction,” *IEEE ISSCC*, pp.270-271, Feb. 2013.
- [4] A. Shikata *et al*, “A 0.5V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS” *JSSC*, pp. 1022–1030, April 2012.
- [5] Z. Cao *et al*, “A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 μ m CMOS,” *JSSC*, pp. 862–873, Mar. 2009.
- [6] K. Yoshioka, A. Shikata, R. Sekimoto, T. Kuroda, and H. Ishikuro, “An 8 bit 0.3-0.8 V 0.2-40 MS/s 2-bit/Step SAR ADC With Successively Activated Threshold Configuring Comparators in 40 nm CMOS” in press, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 2014.
- [7] M. Yip and A.P. Chandrakasan, “A Resolution - Reconfigurable 5-to-10b 0.4-to-1V Power Scalable SAR ADC,” *IEEE ISSCC*, pp.190-191, Feb. 2011.
- [8] R. Sekimoto, A. Shikata, K. Yoshioka, T. Kuroda, H. Ishikuro, “A 0.5-V 5.2-fJ/Conversion-Step Full Asynchronous SAR ADC With Leakage Power Reduction Down to 650 pW by Boosted Self-Power Gating in 40-nm CMOS,” *IEEE Journal of Solid-State Circuits*, Vol. 48, no.11, pp.2628 – 2636, Dec., 2013.