Fully Depleted SOI Pixel Photo Detectors with Backgate Surface Potential Pinning

Hiroki Kamehama¹, Sumeet Shrestha¹, Keita Yasutomi¹, Keiichiro Kagawa¹, Ayaki Takeda², Takeshi Go Tsuru², Yasuo Arai³, and Shoji Kawahito¹

¹Research Institute of Electronics, Shizuoka University, 3-5-1 Johoku, Hamamatsu, 432-8011, Japan ²Department of Physics, Kyoto University Kitashirakawa-Oiwake-Cho, Sakyo, 606-8502, Japan ³National High Energy Accelerator Research Organization Oho 1-1, Tsukuba, Ibaraki 305-0801, Japan EMAIL: hkame@idl.rie.shizuoka.ac.jp, Phone: +81-53-478-1342 FAX: +81-53-412-5481

Abstract

A novel SOI (Silicon-On-Insulator) pixel photo detector with full depletion and backgate surface potential pinning is proposed in this paper. The detector greatly increases charge-to-voltage conversion gain while stabilizing the operation of SOI circuits. Low noise and wide dynamic range operations are attained. A double doping technique increasing potential barrier to holes at the surface region is effective for a stable operation to the variation of back bias voltage. The structure of the pixel detector and simulation results of potential distributions are described.

1. Introduction

For the scientific imaging, particularly in high energy physics, photo detectors with a fully depleted substrate and on-chip circuitry are required [1][2]. The SOI (Silicon-On-Insulator) pixel detector with a fully-depleted substrate as a photo detector and SOI circuits for in-pixel processing are an ideal solution for such scientific imaging for high energy physics [3][4][5].

In order to improve the sensitivity and stable operation of SOI circuits, this paper proposes a novel SOI pixel detector with potential profile for charge collection backgate surface potential pinning. Event-driven pixel circuits for X-rays imaging at cosmic space are designed as SOI circuits.

2. Backgate potential pinning structure

Fig. 1 shows a conceptual schematic of the proposed SOI pixel detector. A SOI layer is used for CMOS pixel and peripheral circuits. The substrate, which is conventionally a supporting substrate, is used for a fully-depleted photo detector. In order to reduce the back-gate effect to SOI circuits, a BPW (Buried P-Well) is formed underneath the SOI circuits. A charge collector n+ and two different buried n-wells, BNW1 and BNW2 are formed in the n-type high-resistivity substrate. p+ layer is formed at the backside




Fig.1. Proposed detector

of the substrate with a back-end process steps. The charge collector is electrically connected to the upper SOI circuits through a via-hole and plug-metal formed in the buried oxide (BOX). Thanks to the pinned surface potential of the backgate (BPW), the SOI CMOS circuits are isolated from the photo detector in the substrate and the operation is stabilized. The BPW also acts as a pinning layer to reduce the dark current. The fast charge correction inside the pixel is done by a depleted potential profile created in the substrate. The BNW2 plays an important role for creating lateral electric field for high-speed charge correction and increasing a potential barrier to holes in the BPW. This allows us to use this detector under a fully depleted condition by applying negative voltage to the backside p+ region while preventing the punch-through to the back-gate (BPW) and injection of holes from the BPW. Since the BNW1 and BNW2 are fully depleted and the capacitance of the charge collector is only due to the n+/BPW junction, high charge-to-voltage conversion gain is realized. The SOI circuits are used for event-driven measurement of X-ray energy spectrum.

3. Event-driven pixel circuits

In cosmic space, the population of the target X-ray event is low. To achieve a long-term efficient observation, event-driven circuits are useful for the X-ray coming [6].

Fig. 2 shows the pixel circuits. It consists of a comparator for event detection, charge amplifier for photon energy measurement, and in-pixel CDS (correlated double sampling) circuits for cancelling kTC noise. Each pixel has own event-driven circuits and works independently in parallel. Indeed the detector with the SOI circuits has high energy resolution with low power consumption.




Fig. 2. Event-driven pixel circuits

4. Potential profile simulation of the SOI pixel detector

Fig. 3 shows the simulated potentials of the SOI pixel detector. The pixel size of the detector is $40\mu\text{m}\times40\mu\text{m}$, and thickness of sensor-layer (n—substrate) is $200\mu\text{m}$. The voltages at the charge detector, the backgate (BPW), and the substrate backside p+ (Vback) are set to be -2V, 3V and -120V, respectively.

Fig. 3(a) shows potential distribution of vertical cross-sections of A-A', B-B', C-C' and D-D' of Fig.1. The entire sensor layer is fully depleted from the backside to the surface.




Fig. 3. Maximum potential distributions to depth (a) vertical cross-section [0-200 μ m], (b) enlarged at the vicinity of the surface [0-50 μ m], (c) varied Vback voltage along with C-C'.

Fig. 3(b) is a zoomed potential distribution from the depth of 50μm to the surface. In the cross-sections of B-B', C-C' and D-D', the back-gate surface is pinned to the supply voltage of the BPW(-2V), while creating a potential distribution and resulting vertical and lateral electric fields to accelerate photo-electrons to the n+charge collector. As shown in Fig. 3(c) which is potential distributions of C-C', the BNW2 creates a large potential barrier to holes in

the BPW and is almost unchanged for the variation of the backside junction voltage. The punch-through is prevented even if an excess bias voltage (-130V to -140V) is applied. As shown in Fig. 4 which is a horizontal maximum potential distribution at the cross-section of E-E' and F-F' in Fig. 1, the back-gate (BPW) is pinned to -2.4V and lateral electric field to collect photoelectrons in the pixel to the charge collector is created. Fig. 5 is a 2-D plot of the potential distribution near surface (Z=0 to 30 µm).




Fig. 4. Maximum potential distributions of horizontal cross-section




Fig. 5. Electron path on surface potential profile

An experimental chip (Fig. 6) to demonstrate the novel SOI pixel detector is being manufactured. To verify the highconversion gain and high quantum efficiency, several test pixel are implemented in this chip. Also, 8×8 pixels event-driven circuits are included.




Fig. 6. Implemented chip layout

5. Conclution

In this paper, a X-ray photon detector with charge collection and surface potential pinning structure based on SOI technology has been presented. The SOI pixel detector realizes high charge-to-voltage conversion gain and high quantum efficiency based on event-driven detection. X-ray energy distribution imaging is feasible with high SNR by integrated event-driven circuits in the proposed detector.

Acknowledgment

This work is partially supported by Grant-in-Aid for Scientific Research on Innovative Areas Number 25109001. This work is also supported by VLSI Design and Education Center (VDEC), The University of Tokyo with the collaboration with Cadence Corporation, Synopsys Corporation, and Mentor Graphics Corporation.

References

- [1] Scheirich J, et al., 'Development and prototyping of the DEPFET active pixel detector', ANIMMA 2013.
- [2] Stefan Lauxtermann, et al., 'A Fully Depleted Backside Illuminated CMOS Imager with VGA Resolution and 15 micron Pixel Pitch', IISW 2013.
- [3] Y. Arai, et al., 'Development of SOI pixel process technology', Nucl. Instr. and Meth. A, Vol. 636, Issue 1, 7th International Symposium on the Development and Application of Semiconductor Tracking Detectors, Aug., 2009.

- [4] Y. Onuki, et al., 'SOI detector developments', The 20th VERTEX 2011, June 19 -24, 2011, Rust, Lake Neusiedl, Austria, Proceedings of Science, PoS(Vertex 2011)043.
- [5] T.Hatsui, et al., 'A direct-detection X-ray CMOS image sensor with 500 µm thick high resistivity silicon', IISW 2013.
- [6] A. Takeda, Y. Arai et al., "Design and Evaluation of an SOI Pixel Sensor for Trigger-Driven X-Ray Readout," IEEE Trans. Nuclear Science, 60(2), pp. 586-591, Apr. 2013.