A 500×500 Dual-Gate SPAD Imager with 100% Temporal Aperture and 1 ns Minimum Gate Width for FLIM and Phasor Imaging Applications

Arin Can Ulku, Andrei Ardelean, Paul Mos, Claudio Bruschini, Edoardo Charbon

AQUA Laboratory, Ecole polytechnique fédérale de Lausanne (EPFL)
Address: Rue de la Maladière 71b CH-2002 Neuchâtel 2, Switzerland;
E-Mail: edoardo.charbon@epfl.ch; Tel: +41 21 693 64 87

Time-gated SPAD image sensors are increasingly common in time-resolved imaging thanks to a simpler pixel and system architecture [1, 2, 3, 4, 5]. However, the gating architectures of most large-format SPAD imagers employ a single gate, thus limiting temporal aperture.

In this work, we present a 500×500 SPAD image sensor that achieves 100% temporal aperture with two contiguous gates [6]. It can generate dual-gated binary images in rolling shutter at up to 49.8 kfps. The imager, which was designed in 0.18 µm FSI CMOS technology, employs pixels with 16.38 µm pitch and 10.5% native fill factor (Figure 1). The 14-transistor pixel, whose schematic is shown in Figure 2, comprises two output bits (Out_1, Out_2), passive quenching (T2), and a 1-bit dynamic memory with reset for each output (T3, T9, T10). The boundary between contiguous gates is controlled by an asynchronous signal acting on T4 – T8, while two pull-down networks for the two output bits (T11 – T14) sharing a single output channel are used to read the corresponding bits. A cascode transistor (T1) is used, along with T2, as a resistive divider to reduce the voltage applied to the other transistors in the pixel when high excess bias voltages up to 6 V are used [7].

The timing diagram of the pixel is illustrated in Figure 3. Out_1 records the single-bit photon count of a frame while Out_2 records only those photons that have impinged outside the gate window, provided no photon was detected earlier in the same frame. The output values of 00, 10 and 11 represent the states “no photon”, “photon in gate 1” and “photon in gate 2”, respectively. Since the pixel can detect up to only one photon in a single frame, the total count of the two gates in a frame cannot exceed 1. As the pixel output values are held constant after the detection of the first photon, the SPAD recharge is not required, thus eliminating the slower recharge-based gate edge and reducing the difference between rise and fall times of the gate. This mechanism also enables short gate windows.

The imager, as shown in Figure 4, consists of two independently operating symmetrical 500×250 arrays with uniform pixel pitch. The circuit blocks outside the pixel area include column-level gate signal trees, row selection circuit, column-level readout circuit and 4:1 multiplexers. The number of I/Os per half array was set to 125 due to the I/O pin limitations of commercially available FPGAs, power constraints, and the readout speed limitations by the output wire pull-up and pull-down networks.

A 16-bit image captured with the full array, shown in Figure 5, demonstrates the operation of both sides of the array with no visible spatial non-uniformity. The imager achieves as low as 1 ns gate width at 40 MHz laser PRF (Figure 6), with a skew dominated by the signal propagation in the wire across each column. The phasor-FLIM results obtained using the dual-gated operation based on the methodology described in [8] are presented in Figure 7. A comparison of the visible patterns in the intensity and the relative lifetime images shows the independence of the measured lifetime on signal intensity, as expected. The reduced dispersion in the dual-gated phasor plot compared to the single-gated version at a constant frame rate demonstrates the advantages of 100% temporal aperture in terms of photon sensitivity. The lifetime dispersion is expected to exhibit shot-noise-limited behavior with an inverse proportionality between the lifetime variance and the number of recorded photons.

The performance comparison of this work with state-of-the-art medium and large-format SPAD imagers is shown in Table 1. To the best of the authors’ knowledge, it is the large-format SPAD imager with the highest number of gate channels and the shortest gate width. In addition, its spatial resolution and the DCR are among the best in the literature. The image sensor will be equipped with an array of microlenses corrected for vignetting to improve the native fill factor [9].
References


Figure 1: Chip and pixel micrograph.

Figure 2: Pixel schematic.

Figure 3: Pixel timing diagram. The frames represent examples of different photon arrival sequences. The pixel output of a frame is not influenced by the outputs of the previous frames.

Figure 4: Sensor block diagram.

Figure 5: 16-bit intensity image of a USAF test chart.

Figure 6: Left: profile of a 1 ns-wide gate at 40 MHz laser PRF. Right: gate rising edge position spatial distribution.
Figure 7: Phasor-FLIM results of H&E stained mammal colon cells. Top: intensity (left) and lifetime (right) images, the latter in arbitrary units, captured by two gates. Bottom: phasor plot captured by one gate (left) and two gates (right).

Table 1: State-of-the-art comparison between this work and other prominent medium and large-format SPAD imagers.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Process Technology</strong></td>
<td>180 nm CMOS</td>
<td>180 nm CMOS</td>
<td>180 nm CMOS</td>
<td>65 nm CMOS</td>
<td>130 nm CIS</td>
<td>130 nm CIS</td>
<td>130 nm CIS</td>
<td>350 nm HV CMOS</td>
</tr>
<tr>
<td><strong>Array Format</strong></td>
<td>500×500</td>
<td>512×512</td>
<td>1024×1000</td>
<td>1200×900</td>
<td>320×240</td>
<td>256×256</td>
<td>256×256</td>
<td>512×128</td>
</tr>
<tr>
<td><strong>Pixel Pitch</strong></td>
<td>16.38 µm</td>
<td>16.38 µm</td>
<td>9.4 µm</td>
<td>6 µm</td>
<td>8 µm</td>
<td>8 µm</td>
<td>16 µm</td>
<td>24 µm</td>
</tr>
<tr>
<td><strong>Fill Factor (Native)</strong></td>
<td>10.5%</td>
<td>10.5%</td>
<td>A: 7.0%</td>
<td>B: 13.4%</td>
<td>-</td>
<td>26.8%</td>
<td>19.6%</td>
<td>61%</td>
</tr>
<tr>
<td><strong>Fill Factor (with Microlenses)</strong></td>
<td>*</td>
<td>28%-47%</td>
<td>-</td>
<td>-</td>
<td>50%</td>
<td>-</td>
<td>-</td>
<td>60%</td>
</tr>
<tr>
<td><strong>Chip Size</strong></td>
<td>9.6×9.7 mm²</td>
<td>9.5×9.6 mm²</td>
<td>11×11 mm²</td>
<td>-</td>
<td>3.4×3.1 mm²</td>
<td>3.5×3.1 mm²</td>
<td>5×5 mm²</td>
<td>13.5×3.5 mm²</td>
</tr>
<tr>
<td><strong>Maximum PDP</strong></td>
<td>-</td>
<td>~50% @ 520 nm (V_ex = 6.5 V)</td>
<td>A: 10.5% @ 520 nm (V_ex = 6.5 V)</td>
<td>B: 26.7% @ 520 nm (V_ex = 3.3 V)</td>
<td>-</td>
<td>39.5% @ 480 nm (V_ex = 1.5 V)</td>
<td>-</td>
<td>39.5% @ 480 nm (V_ex = 3 V)</td>
</tr>
<tr>
<td><strong>Median DCR</strong></td>
<td>10.2 cps/px 0.36 cps/µm² (V_ex = 6 V)</td>
<td>7.5 cps/px 0.26 cps/µm² (V_ex = 6.5 V)</td>
<td>A: 0.4 cps/px 0.06 cps/µm² @ 480 nm (V_ex = 1.5 V)</td>
<td>B: 2.0 cps/px 0.17 cps/µm² (V_ex = 3.3 V)</td>
<td>-</td>
<td>47 cps/px 2.7 cps/µm² (V_ex = 1.5 V)</td>
<td>50 cps/px 4.0 cps/µm² (V_ex = 2 V)</td>
<td>6.2 kcps/px 40 cps/µm² (V_ex = 1.5 V)</td>
</tr>
<tr>
<td><strong>Readout Noise</strong></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0.168 e⁻</td>
<td>-</td>
<td>Negligible</td>
<td>0</td>
</tr>
<tr>
<td><strong>Maximum Frame Rate</strong></td>
<td>49.8 kfps (1 bit)</td>
<td>97.7 kfps (1 bit)</td>
<td>24 kfps (1 bit)</td>
<td>450 fps</td>
<td>16 kfps (1 bit)</td>
<td>4 kfps (3-bin histogram)</td>
<td>100 kfps (1 bit)</td>
<td>156 kfps (1 bit)</td>
</tr>
<tr>
<td><strong>Number of Gate Channels</strong></td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

* At least similar performance to SwissSPAD2 is expected.

** For cameras with multiple gates, a frame includes the images of all gates.