Chip-level Performance Analysis using Test Element Group Devices for indirect Time-of-Flight CMOS Image Sensor

Seunghyun Lee¹, Jungwook Lim¹, Minhee Son¹, Sungyoung Seo¹, Sunghyuck Cho¹, Taeun Hwang¹, Yonghun Kwon¹, Youngchan Kim¹, Young-Gu Jin¹, Seok-Ha Lee², Seung-Hun Shin², Seunghyun Song², Youngsun Oh¹, and JungChak Ahn¹

¹ System LSI Division, Samsung Electronics Co., Ltd., ² Foundry Division, Samsung Electronics Co., Ltd. 1, Samseong-ro, Giheung-gu, Yongin-si, Gyeonggi-do, 17113, Korea Phone: +82-10-9756-4690 E-mail: shyun08.lee@samsung.com

We developed Test Element Group (TEG) module to analyze image characteristics of Indirect Time-of-Flight (iToF) pixel. It is difficult to figure out the cause of image degradation, since iToF pixel has more complicated structure compared to conventional 4T CIS pixel. Therefore, it is needed to analyze iToF sensor not only with the chip-level image, but also with single pixel device. In this paper, we developed TEG device, which consists of electric potential curve, C-V curve, and charge pumping method. In addition, we also showed correlations between TEG and chip-level image results.

Indirect Time-of-Flight (iToF) uses 4-sampling method with Global Shutter (GS) operation to calculate depth information of an image. For this operation, multiple devices including MOSCAP storage are connected in a chain structure. Due to the complex structure, it is difficult to define the cause of image degradation, so device-level analysis is needed. In addition, since both operation and structure of iToF are different from 4T CIS, the approach using conventional TEG cannot be used in our sensor. In this work, we designed TEG devices to figure out image characteristics suitable for iToF sensor.

We propose new TEG device designed for iToF pixel structure and operation. Figure 1 shows unit pixel schematics and timing diagram of iToF. First, turn on the Overflow Gate (OG) during the global reset operation time to empty the photodiode (PD). Then, during the integration time, the photogate (PG) is toggled for modulation, and the photoelectron is transferred by Transfer Gate (TGA), and stored under the Storage Gate (SG). After that, read out the floating diffusion (FD) signal by turning SG OFF and TG1 ON [1].

Figure 2 (a) shows the potential of each device during modulation. Shut-off (S/O) and maximum voltage (Vmax) under each device determines the performance of iToF pixel, for example, the Full Well Capacity (FWC). To obtain these electrical potentials, we applied current bias to the source node, and observed change of the source voltage by increasing TGA or TG1's voltage [2-3], an example is shown in figure 2 (b). The measured S/O voltage and Vmax with different SG voltage is shown in figure 3. We also compared the chip-level FWC result and TEG potential measurement. Both measured chip-level FWC and calculated TEG FWC are increased as SG voltage increases. This states that we can predict FWC with TEG measurement.

Figure 4 shows the capacitance of MOSCAP obtained with conventional C-V curve measurement. The operating frequency of PG is 100 MHz, and SG is held at high voltage to store photoelectron during integration time until readout operation. Therefore, we categorized the source of dark current into PG and SG components. At low frequencies and low voltage, the capacitance decreases with increasing temperature. This indicates that the charge at the interface traps becomes more likely to de-trap with increasing temperature. On the other hand, at high frequencies and high negative voltage, the capacitance increases as the temperature increases because the probability of charge tunneling into the border trap inside the oxide increases. In this way, we separated the trap component of each device. Also, we calculated the total trap density using the conventional charge pump measurement method. [4-5]

In addition, TEG can be used to predict global reset operation. As illustrated in figure 5, 3 chip-level data with different process condition shows different amount of overflowing charges from PD to SG. It is confirmed that the S/O voltage of OG is lowered in the TEG data under the process condition where the amount of overflow charge increased. This shows that the TEG and the chip-level results are correlated.

We correlated the chip-level dark current and TEG result. First we designed devices with different SG sizes, and compared the number of traps calculated from TEG charge pump measurement and chip-level dark current. Figure 6 (a) illustrates the correlation between chip-level dark current and the number of traps calculated from

TEG. Next, maximum capacitance (Cmax) measured from TEG also be correlated with dark current in chip-level in different process condition. As shown in figure 6 (b), we confirmed that the number of border traps is increased through TEG C-V measurement, and is related to the increase of chip-level dark current.

References

[1] Taesub Jung, A 4-tap global shutter pixel with enhanced IR sensitivity for VGA time-of-flight CMOS image sensors, Electronic Imaging (2020)

[2] Rahman, M et al., Border trap extraction with capacitance-equivalent thickness to reflect the quantum mechanical effect on atomic layer deposition high- $k/In_{0.53}Ga_{0.47}As$ on 300-mm Si substrate. Scientific Reports, 9(1), 1-12.

[3] Misra, D. (2011). High k dielectrics on high-mobility substrates: The interface!, The Ele. Chem. Sc. Interface, 20(4), 47.

[4] Jungwook Lim, Development of Test Element Group Methodology for Time-of-Flight CMOS Image Sensor, International Conference on Solid State Devices and Materials (2022)

[5] Groeseneken G., R. F. (1984). A reliable approach to charge-pumping measurements in MOS transistors. IEEE TED, 31(1), 42-53.



Figure 1. Schematics and timing diagram of 4-tap iToF unit pixel



Figure 2. (a) Potential diagram of iToF in modulation (1 of 4 taps is shown) (b) Measurement setup for TG S/O voltage in TEG device



Figure 3. (a) Measured electrical potential of TEG device (b) chip-level FWC data with different implant condition



Figure 4. (a) C-V curve measurement of SG (b) the equivalent circuit (c) band diagram of interface trap and border trap



Figure 5. (a) Charge overflow from PD to SG measured from chip-level (b) TEG measurement result of shut-off voltage of OG at the different process condition (c) Potential diagram of the charge overflow from PD to SG



Figure 6. (a) The correlation between chip-level dark current and the number of traps calculated from TEG with different SG size (b) The correlation between chip-level dark current and the maximum TEG capacitance