Gate Oxide Benchmarking For Low Frequency Noise Improvement On 3D Stacked CMOS Image Sensors

Maria Gouveia Da Cunha ^{1,2}, Sebastien Place ¹, Olivier Gourhant ¹, Sebastien Haendler ¹, Pierre Magnan ², Philippe Martin-Gonthier ², *and Vincent Goiffon ²*

¹STMicroelectronics, 850 Rue Jean Monnet, 38920 Crolles, France Telephone: 04 76 92 60 00

2 ISAE-SUPAERO, 10 Av. Edouard Belin, 31400 Toulouse, France

Email: maria.gouveiadacunha01@st.com

I. INTRODUCTION

Low Frequency Noise (LFN) and especially Random Telegram Signal (RTS) can limit the performance of CMOS Image Sensors (CIS) in low light level applications. This is especially true for demanding small-pixel-pitch-CIS-generations optimized for mobile applications [HAS19]-[NAK21].

RTS impacts mainly two specific devices in CIS: the Source Follower (SF) of the pixel located in the top-tier part and the Analog-to-Digital Converter (ADC) circuit deported in the bottom-tier part [CHA21]. 3D-stacked CIS technology gives the opportunity to treat independently top and bottom sources of RTS, as shown in Fig 1. The decreasing number of devices to integrate in the top-tier part provides more process flexibility and margin to optimize at the same time the photodetection performances (driven by the photodiode) and the low noise charge-to-voltage conversion (influenced by the SF) without impacting the rest of the circuit. This aspect is developed in the following sections by proposing a dedicated gate oxide benchmarking for the top-tier and the corresponding impact on noise is studied. On the contrary, the optimization of bottom-tier ADC devices has a direct influence on the performance of the whole circuit. Hence, the RTS reduction in ADC devices by process optimization is not addressed in this study.

Fig 1: 3D stacked Image Sensor. Gate Oxide (GO) process splits under investigation on the pixel array part.

II. GATE OXIDE PROCESS PLAN DESCRIPTION

As exposed, a wide variety of top-tier gate oxide processes have been explored throughout this noise study. Among them, furnace oxidation, rapid thermal oxidation or nitridation processes will be further commented.

Furnace gate oxidations (FUR A and B) are slow and low temperature processes (slow increasing and decreasing temperature ramp). FUR A and B have different oxidation capabilities.

Rapid Thermal Oxidation (RTO) processes (Process Of Reference (POR)/RTO A, RTO B and RTO C) were developed to enable short time, high temperature oxidation. POR/RTO A and B have fixed oxidizing atmospheres, but temperature A is lower than B. RTO B and C have different oxidizing atmospheres but with fixed temperature.

Gate oxide nitridation processes (NIT A, B and C) are used as a barrier to prevent poly gate dopant diffusion inside the channel. POR and NIT A have the same process with different nitrogen doses (NIT A has a lower N dose than the POR). NIT A, B and C have different nitridation conditions leading to different N

diffusion profiles in gate oxide bulk. NO NIT corresponds to a no nitridation condition.

Table 1 summarizes the various process trials and acronyms which are covered in this study.

III. CHIP DESIGN SPECIFITIES AND INDIVIDUAL TEST STRUCTURES

The tested image sensor is constituted of 0.7 Mpix based on a classical 4T pixel architecture depicted in Fig 2. It is composed of NMOS pixel transistors with fixed narrow geometries: SF, Reset (RST) and Read (RD). A pinned photodiode allowing charge collection is coupled to a Transfer Gate (TG) for charge transfer to the $SF + RD$ readout chain. Additional individual test structures are also available and used for device material characterization: large geometry NMOST and PMOST (Specific standard V_{th}) MOSFETs). In this work, it is proposed to focus on the SF contribution (Low V_{th} pixel MOSFETs) as it causes most of noise performance. RST and RD are considered as standard V_{th} pixel MOSFETs.

Fig 2: 4T electrical pixel architecture studied

IV. EXPERIMENTAL RESULTS AND DISCUSSION

A. Gate oxide characterization

 \odot NIT A

 B NIT B

Before comparing electrical measurements, a full set of in-line oxide thickness measurements has been done (see Fig 3).

ANIT C *Fig 3: Relative in-line oxide thickness variation as a function of the extracted electrical oxide thickness*

 \bullet NO NIT

These ellipsometric measurements have been compared to Electrical Oxide Thickness (EOT) measured on large capacitance structures biased in accumulation at Parametric Test (PT). A good alignment between both measurements is seen except for NO NIT. For this process split, EOT is attributed to a significant change in relative dielectric permittivity of the gate oxide (ε_{ox}), as depicted in equation (1):

$$
EOT = \frac{\varepsilon_{ox}\varepsilon_0}{c_{ox}}\tag{1}
$$

EOT and the oxide capacitance Cox per surface unit are inversely proportional. ε_0 is the vacuum permittivity.

In addition, C_{ox} is directly related to the RTS amplitude $\frac{\Delta I_{DS}}{I_{DS}}$ as illustrated by [KIR89]-[SIM92]:

$$
\frac{\dot{\Delta}I_{DS}}{I_{DS}} = \left(\frac{gm}{I_{DS}}\right) \frac{1}{WL} \frac{q}{C_{ox}}
$$
\n(2)

Where I_{DS} is the MOSFET drain current, g_m is the MOSFET transconductance, W and L are the MOSFET dimensions. The lower the Cox, the higher the RTS amplitude. As a consequence, it is expected to have a higher RTS amplitude for NO NIT.

Finally, it is observed that NIT C split is significantly marginal in terms of EOT. Compared to POR, NIT C is a nitridation process using an oxidizing step resulting in a higher oxide thickness, as shown in Fig 3.

To go deeper in material characterization, the process comparison has been extended on large MOS structures to avoid edge MOS effects. By comparing threshold voltage (V_{th}) maps for each of them as a function of EOT and with respect to gate oxide splits, it is possible to highlight material properties variations.

Detailed ΔV_{th} vs EOT maps are plotted for NMOST in Fig 4 and for PMOS in Fig $5\frac{5}{0.03}$

Fig 4: Large NMOST threshold voltage variation Vth as a function of the electrical oxide thickness for each GO process.

Fig 5: Large PMOST threshold voltage variation Vth as a function of the electrical oxide thickness for each GO process.

Equations (3), (4) and (5) help to understand the relationship between the V_{th} and EOT plots:

$$
V_{th} = V_{FB} + \Phi_d + \frac{Q_{dep}}{c_{ox}}
$$
 (3)

$$
V_{FB} = \Phi_{ms} - \frac{Q_{ox}}{c_{ox}}
$$
 (4)

$$
C_{ox} = \frac{\varepsilon_{ox} \varepsilon_0}{EOT} \tag{5}
$$

Where V_{FB} is the flatband voltage, Φ_d is the potential voltage drop at the depleted region and Φ_{ms} is the work function difference between Φ_m of the gate material and Φ_s of the substrate.

Most of the process splits follow the POR trend represented by the green dashed lines. For both NMOST and PMOST Vth decreases for furnace anneals processes, as shown in orange. It is consistent with thermal budget change (or channel depletion layer Q_{dep} modification) and/or fixed charges (Q_{ox}) modification (consistent with more positive charges), as depicted in (3) and (4). RTO C is impacted the same way but less significantly. More significant changes are observed with nitridation related process splits. For PMOST, V_{th} is shifted for NIT A. Since NIT A has a lower N dose compared to POR process, it is believed that $Q_{\text{dep,p}}$ is polluted due to poly gate dopants punch through. NIT B does not highlight any change compared to POR. Taking into account the positive charge influence on NIT C and NO NIT process splits, Q_{dep} has been treated specifically to match V_{th} value with POR. As a consequence, in NIT C, Q_{dep} is respectively decreased by 10% for PMOST and increased of same proportion for NMOST, highlighting positive fix charge contribution changes and especially much important nitrogen diffusion in the oxide. For NO NIT, Q_{dep} is respectively increased by 50% for PMOST and decreased by 30% for NMOST illustrating here positive fixed charge reduction.

In this study, noise measurements are performed on the test chips composed of small area SF MOST. In order to characterize the studied devices, Vth variation of SF and RD MOSTs as a function of the gate oxide process is plotted in Fig 6. SF and RD are both narrow channel transistors with respectively dedicated pixel Low and Standard Vth.

voltage variation for each GO process split compared to the POR value.

It is observed on SF that V_{th} are relatively less impacted by the studied process splits, except by NIT C and NO NIT due to uncompensated positive fixed charge effect. Since SF has a narrow channel, it is assumed that V_{th} variation's contributions are not the same as in large width NMOS transistors. Lateral edge MOST contribution is added to the central MOST one.

In addition, it is observed for RD that V_{th} follows comparatively the same variation as SF Low V_{th} , except for furnace splits FUR A and B. This highlights that Standard V_{th} are more sensitive to diffusion due to thermal budget, consistently with large NMOSTs observations.

B. Noise extraction and discussion

Based on 4T pixel architecture, temporal noise from each individual structure was acquired for the 700 thousand $SF + RD$. Fig 8 shows the relative cumulated temporal noise (TN) population at two thresholds as depicted in Fig 7: T1 and T2=2xT1. In this study, a RTS pixel is defined as a pixel with a higher TN value than the threshold T1 or T2 [WAN06], [KIT22].

Fig 7: Temporal noise (TN) population distribution for 1 die (700000 pixels).

(red).

FUR A, FUR B and RTO C conditions have the lower TN population compared to POR. On the other hand, NIT C and NO NIT show the higher TN population, consistent partly with [HA17]. Another important parameter representative of interface state evolution is photodiode dark current variation related to POR, as shown in Fig 9. Dark current depicts slight degradation for NIT C due to interface state degradation caused by significantly higher N diffusion, impacting electrons current generated underneath TG, in accumulation biased mode. It suggests that this process shared on TG and SF gate oxide is responsible of a significant degradation of near interface traps for both dark current and RTS. NO NIT degradation could be linked to significant EOT increase (due to ε_{ox} change) being responsible of RTS amplitude degradation as developed earlier.

From the normalized current spectral density S_{I_d}/I_{d^2} of SF (at f=10Hz) [HUN90]-[LOP11], the trap density N_{it} has been extracted $(cm^{-3}.eV^{-1})$ and is plotted in Fig 10:

$$
\frac{S_{Id}}{I_d^2} = S_{VGfb} \left(\frac{g_m}{I_d}\right)^2 \left(1 + \Omega \frac{I_d}{g_m}\right)^2 \tag{6}
$$

Where S_{VGD} and Ω are fitting parameters obtained from the experimental curve $\frac{S_{Id}}{r^2}$ $\frac{\partial Id}{\partial \vec{a}}$ versus I_d, Sv_{Gfb} is the normalized flat-band voltage noise spectral density, $\Omega = \alpha_{sc} \mu_{eff} C_{ox}$, α_{sc} the Coulomb scattering coefficient, μ_{eff} is the effective mobility and,

$$
S_{VGfb} = \frac{q^2 \lambda k T N_{it}}{W L C_{ox}^2 f} \tag{7}
$$

Where λ is the tunnel attenuation distance (=0.1 nm in SiO₂).

process split for Source Follower

It is observed that NIT C and NO NIT have higher Nit than POR, since they are significantly affected either by interface density degradation or EOT increase. For the others process trials, limited variations are observed compared to POR.

A map is plotted in Fig 11 between T1 threshold population and Nit, to evaluate if a correlation exists.

FUR A, FUR B and RTO C conditions show an improvement for both metrics. However, some GO processes highlight an improvement on Nit metrics without improving TN population, such as NIT B and RTO B. Nit sampling rate extraction is assumed to be much more limited than TN sampling. It could be part of the discrepancy observed.

Moreover, it can be assumed that some process trials are more uniform or have a better quality, leading to less extrinsic variabilities and Nit improvement observed at the same time.

Regarding defect localization, since central MOS size is reduced in SF, it is assumed here that shallow trench isolation (STI) defects could have a more important contribution in Nit values but also on RTS population. The effects of the STI edge on low frequency noise characteristics of SF transistors have been studied in some publications [KWO16]. It has been shown that SF transistors with STI edge in contact with the channel show greater

RTS amplitudes due to the enhanced trap density induced by STIinduced damage. An additional study is needed to confirm the contributors between edge and central MOS.

V. CONCLUSION

Throughout this study, it was demonstrated that 3D-stacking technologies open new opportunities to improve RTS pixel in toptier wafer without influencing the performance of the bottom-tier devices. It is highlighted that oxidizing process tuning is fully part of temporal noise optimization techniques in 3D CIS. Three conditions were clearly identified as best candidate (FUR A, FUR B and RTO C) on RTS point of view for narrow channel SF device, likely sensitive to planar oxide or top sidewall trench interface quality. This optimization could be freely cumulated to other known processes [YEN21]-[KWO13]-[KIM13], design [HAS19] or device approach [KIT22] to limit overall noise of the pixel.

Based on this noise analysis, it is observed that intrinsic defect density value Nit and RTS extrinsic temporal noise [WAN06] are not always correlated throughout the different GO processes investigated. Although, for the three best candidates both metrics are likely improved.

In this study, no wafer-to-wafer variability problem is observed between best candidates as not enough wafers/lots have been measured, not allowing us to come out with a better candidate among the three processes mentioned above. However, from a production point of view, RTO processes are often preferred for thin gate oxide growth compared to Furnace ones especially for temperature and oxide uniformity control.

REFERENCES:

[CHA21] CHAO, Calvin, *et al.* Characterization of Random Telegraph Noises of MOSFET Subthreshold Currents for a 40 nm Process, IISW 2021.

[HA17] HA, Man-Lyun, *et al.* Temporal Noise Improvement Using the Selective Application of the Fluorine Implantation in the CMOS Image Sensor. In: Proceedings of the International Image Sensors Workshop (IISW), Hiroshima, Japan. 2017. p. 32-35. **[HAS19]** HASEGAWA, Takuma, *et al.* A new 0.8 µm CMOS image sensor with low RTS noise

and high full well capacity. IISW Dig. Tech. Pap, 2019, 1: 24-27.

[HOL07] HOLLAUER, Christian, Modeling of thermal oxidation and stress effects [Dissertation, Technische Universität Wien], 2007. **[HUN90]** HUNG, K.K., et al, A unified model for the flicker noise in metal-oxide-semiconductor

field-effect transistors. IEEE Transactions on Electron Devices, vol. 37, no. 3, p. 654-665, 1990. **[KIM13]** KIM, Joo Hyung, *et al.* Fluorine Improvement of MOSFET interface as revealed by RTS ents and HRTEM. IEEE, 2013

[KIR89] KIRTON, M.J. *et al.* Noise in solid-state microstructures: A new perspective individual defects, interface states and low-frequency $(1/f)$ noise. Advances in Physics, Vol. 35, No. 4, p.367-468, 1989

[KIT22] KITAMURA, Shota, *et al.* Low-Noise Multi-Gate Pixel Transistor for Sub-Micron Pixel CMOS Image Sensors. In: 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI
Technology and Circuits). IEEE, 2022. p. 347-348.
[KWO13] KWON, Hyuk-Min, *et al.* Effects of high-pressure annealing on random telegraph

signal noise characteristic of source follower block in CMOS image sensor. IEEE electron device letters, 2013, 34.2: 190-192.

[KWO16] KWON, Sung-Kyu, et al. Effects of shallow trench isolation on low frequency noise characteristics of source-follower transistors in CMOS image sensors, Solid-State Electronics, 2016

[LOP11] LOPEZ, Diana, *et al.* Low-frequency noise investigation and noise variability analysis in high-k/metal gate 32-nm CMOS transistors. IEEE Transactions on electron devices, 2011, 58.8: 2310-2316.

[MAR10] MARTIN-GONTHIER, Philippe, MAGNAN, Pierre. RTS Noise Impact in CMOS Image Sensors Readout Circuit, IEEE International Conference on Electronics,

Circuits and Systems, 2009
 INAK211 NAKAZAWA. Keiichi. *et al.* 3D sequential process integration for CMOS image

[NAK21] NAKAZAWA, Keiichi, *et al.* 3D sequential process integration for CMOS image sensor. In: 2021 IEEE International Electron Devices Meeting (IEDM). IEEE, 2021. p. 30.4. 1-
30.4. 4.

[SIM92] SIMOEN, E. et al. Explaining the amplitude of RTS noise in submicrometer MOSFETs, IEEE Transactions on Electron Devices, 1992, 39, 422-429. **[TRA93]** TRAPP, O. D., *et al.* Semiconductor technology handbook. Technology Associates,

1993.
[WAN66] WANG, Xinyang, *et al.* Random telegraph signal in CMOS image sensor pixels. In:
2006 International Electron Devices Meeting. IEEE, 2006. p. 1-4.
[YEN21] YEN, Wen-Cheng, *et al.* Improvement of Fluorine t and Random Telegraph Signal of Pinned Photodiode