Recent advances in SPAD sensor technology: Pixel size shrinking and PDE enhancement

Jun Ogi

Sony Semiconductor Solutions Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa, Japan Tel: +81-50-3141-4151

E-mail: Jun.Ogi@sony.com

Abstract: Recent advances in SPAD device technology and photon-counting architecture for small pixel sizes are introduced herein. Pixel sizes have been reduced to 3 µm while the peak PDE is increased to 82.5 % and the DCR is maintained at 2.2 cps. The PDE at a wavelength of 940 nm is further increased to 36.5 % for 6-µm-pitch pixels by implementing shallow trenches on the front side of Si surface and an optimized pyramid structure on the back side of Si surface, a 2×2 on-chip lens, and full trench isolation. Meanwhile, 3.36-µm pixel-pitch photon-counting is achieved using only an 8-bit in-pixel counter by employing clustered multicycle clocked recharging, intermediate most-significant-bit read out, and amplitude limitation achieved using a clipping transistor. More advanced device structures increase robustness against voltage drops with large multiplication currents via an embedded metal contact, a power grid on deep-trench pixel isolation, and a poly-Si resistor on SPAD.

Introduction T

SPAD pixels have been developed for time of flight (ToF) range image sensors [1-3] and photon-counting image sensors [4-6] through the exploitation of their single photon sensitivity and sub-nanosecond-level timing resolution. Recently, back-illuminated SPAD stacked with a pixel- frontend (PFE) circuit via Cu-Cu connection has been proposed, which allows the SPAD pixel fill factor and photon detection efficiency (PDE) to be increased by reducing the SPAD pixel size and integrating more advanced PFE circuits.

K. Ito and O. Kumagai reported back-illuminated 10 µm SPAD pixels [7] and their application for ToF depth sensor [3]. The above mentioned SPAD pixel comprises a 7-µmthick silicon layer, an on-chip micro-lens (OCL), a metal reflector, and full trench isolation (FTI) with buried metal. The structure combined with drift potential optimization can improve the PDE to 14 % at a wavelength of 940 nm with 0.30 % optical-crosstalk suppression. The dark count rate (DCR) is approximately 3 cps at room temperature and the timing jitter is 173 ps with 3 V excess bias. The LiDAR system was developed by integrating an advanced circuit constructed using SPAD pixels. The system can detect objects 150 m ahead with less than 0.1 % measured error even if the reflectance is less than 10 % under day light.

II. Pixel-size reduction and PDE enhancement

S. Shimada and Y. Fujisaki have attempted to decrease the SPAD pixel size to 6 [8], 3, and 2.5 µm [9] while enhancing the PDE [10]. The peak PDE was increased to 82.5 %, the PDE at a wavelength of 940 nm exceeded 26.5 %, and the DCR was 2.2 cps at room temperature under 3.3 µm pixels and 3 V of excess bias. The high PDE was achieved by implementing a gapless OCL and a pyramid surface for diffraction (PSD) structure. The sufficiently low DCR was achieved by optimizing the multiplication layout design to increase avalanche guard ring width (Fig. 1). The small SPAD improve the robustness of depth sensing against ambient light by decreasing the count loss under a high incident optical power.

The PDE at a wavelength of 940 nm was further enhanced to 36.5 % for a 6- μ m-pitch pixel by implementing a shallow trench for diffraction (STD) on the front side of Si surface, a 2×2 OCL, an optimized PSD, and optimized FTI (Fig. 2) [10]. The optimized PSD and STD can increase the optical path in the SPAD pixel. The 2×2 OCL enhances the effect of the STD as its layout is highly compatible with the STD layout. The optimized FTI can reduce light absorption on the FTI interface, thus enhancing the PDE by more than 5 %.

III. Photon-counting image sensor

High-resolution and high-dynamic-range (DR) photoncounting image sensors have been reported by reducing the SPAD pixel size and power consumption. J. Ogi demonstrated an extrapolating architecture that can decrease the in-pixel counter bit and power consumption by limiting the counting number, even under a high incident optical power with a 12.24-µm-pitch pixel [4].

T. Takatsuka reduced the pixel pitch to 3.36 µm using only an 8-bit in-pixel counter by employing clustered multicycle clocked recharging (CMCR), intermediate most-significantbit read out (MSB-Read), and amplitude limitation achieved using a clipping transistor (Fig. 3) [11]. The CMCR can limit the maximum number of counting photons with nonlinear counting response, thus increasing the DR while reducing power consumption. The MSB-Read expands the counter bit by detecting the number of in-pixel counter saturation and then storing the number in the SRAM outside the pixel array. This can increase the SNR to more than 30 dB under bright light. The clipping transistor limits the amplitude to less than 0.8 V by maintaining the SPAD bias voltage at approximately 3 V. Most PFE circuits can be constructed using low-voltage transistors with the amplitude limitation and a minimized circuit area via the 22-nm-node logic process. The 3.36-µmpitch photon-counting image sensor indicated a 120-dB DR under a frame rate of 150 fps as well as 104 mW of power consumption under a frame rate of 60 fps.

IV. Challenge of reducing pixel via new structure

J. Ogi has developed more advanced structures to reduce the pixel pitch and increase robustness against voltage drops with large multiplication currents for high-resolution photon counting. An embedded metal contact, a power grid on deeptrench pixel isolation, and a poly-Si resistor on SPAD have been reported (Fig. 4) [12]. The embedded metal contact suppresses edge breakdown by separating the anode and cathode regions vertically. The embedded power grid decreases the resistance of the power-supply wiring and suppresses voltage drops via multiplication currents, even in a large scale SPAD pixel array for high-resolution photon counting. The poly-Si resistor decreases the multiplication current by reducing the voltage-swing amplitude at the input node of the output inverter.

V. Conclusion

Table I shows a comparison of the SPAD pixel performance, and Table II shows a comparison of the performance of photon-counting image sensors. 3 - 6 µm pitch SPAD pixels have been reported with the high PDE and a low DCR. Additionally, T. Takatsuka achieved the smallest pitch for a photon-counting image sensor, with competitive characteristics.



Fig. 1 (a) Concept of the layout optimization less than 3.3-µm-pitch pixel and (b) cross-sectional TEM image of fabricated SPAD pixel.



Fig. 2. (a) Concept of the PDE enhancement at 940nm wavelength and (b) cross-sectional TEM image of fabricated SPAD pixel



Fig. 3. (a) Concept of the 3.36-µm-pitch photon counting image sensor and measurement results of (b) counting response and (c) SNR.



Fig. 4. (a) Concept of the 3.36-µm-pitch pixel with embedded metal contact, embedded power grid and poly-Si resistor on SPAD pixel, and (b) cross-sectional TEM image of the fabricated pixel

T 11 I C

Table I Comparison of pixel performance.														
		IEDM	IISW	JSTQE.	ISSCC	Optics	IEDM	IISW	IEDM	IEDM	IEC	DM	VLSI	IISW
	Unit	2016	2017	2018	2019	2020	2021	2023	2020	2021	20	22	2023	2023
		[13]	[14]	[15]	[2]	[16]	[17]	[18]	[7]	[8]	[9]		[10]	[12]
Pixel pitch	μm	7.83	3	5	9.2	4	6.39	10.17	10	6	3.3	2.5	6.0	3.06
Array size	-	128 ×120	4×4	N/D	256 ×256	4×4	2072 × 1548	N/D	N/D	N/D	N/D		N/D	160 ×264
Techno-	B	BI-3D	FI		BI-3D	FI	BI-3D	BI-3D	BI-3D	BI-3D	BI-3D		BI-3D	BI-3D
logy	-	65nm	130nm	Fi	90nm	180nm	90nm	65nm	90nm	90nm	90nm		90nm	90nm
V _{bd}	V	12	15.8	N/D	28.5	22.1	30	18.6	20	22	19	18	22	20.9
V _{ex}	V	3	1.2	5.8 ^{*3}	2.5	6	2.5	3.5	3.0	3	3	3	3.0	3
Peak PDE	%	11.6	6 ^{*3}	12*2*3	23	14.2	69.4	34.4*2*3	53.5 ^{*1}	69.4 ^{*1}	82.5	76.1	88.4	57
PDE at 940nm	%	3.2	~1	N/D	N/D	N/D	24.4	22	14.2	20.2	22.5	20.4	36.5	N/D
DCR @25°C	cps	10974	1343	17.3 ^{*3}	20.3	2.5	1.8	8.6 ^{*3}	3	19	2.2	173	10	15.8
Jitter FWHM	ps	205	185	N/D	N/D	72	100	103	172	137	196	214	209	N/D
Cross- talk	%	N/D	<0.2*4	4.9 ^{*3}	N/D	3.57	N/D	N/D	N/D	0.5	0.85	1.0	1.12	<0.4

*1 Referred from [12], *2 No data of the peak PDE. The largest value in the article is used. *3 No numerical value is expressed in the article; Author estimates the value from the graphs in the article. *4 $V_{ex} = 1$ V.

Table II Performance comparison of SPAD photon counting image sensor.

			1	1	0 0			
	Unit	Sensors2018	ISSCC2019	Optica2020	ISSCC2022	ISSCC2021	VLSI2023	
		[19]	[2]	[20]	[6]	[4]	[11]	
Pixel pitch	μm	8.25	36.8 x 9.2	9.4	9.585	12.24	3.36	
Divelarray	Pix	96	64	1024	960	264	748	
Pixerarray		×40	× 256	× 1000	× 960	× 160	×448	
CMOS	Nm	40	Stacked	400	Stacked	Stacked	Stacked	
Technology		40	90 / 40	160	90 / 40	90 / 40	90 / 22	
In-pixel counter	Bit	12	28	1	11+3bit latch	9	8	
Max. frame rate	fps	60	30	0.45	90	250	150	
Dynamic range	dB	109	129	108.1	143	124	120	
SNR Max.	dB	~40	>40	30.5	33	40	33.7	
SNR dipped	-	30	No dip	29.5	24	No dip	No dip	
Motion artifact	Ν/Δ	No	Ves	No	No	Ves	Yes	
Suppression	IN/A	NO	103	NO	NO	103		
Power		N/D		284	370		104	
Fower	mW		N/D	@0.45fps	@30fps		@60fps	
Normalized at				72 059	002	N/D	210	
1Mpix, 60fps				13,958	003		310	

REFERENCES

- A. R. Ximenes et al., ISSCC 2018. [1]
- R. K. Henderson et al., ISSCC 2019. [2]
- O. Kumagai et al., ISSCC 2021. [3]
- J. Ogi et al., ISSCC 2021. [4]
- [5] J. Ogi et al., IISW 2021.
- Y. Ohta et al., ISSCC 2022. [6]
- เ้7โ K. Ito et al., IEDM 2020.
- S. Shimada et al., IEDM2021. [8]
- S. Shimada et al., IEDM2022. [9]
- [10] Y. Fujisaki et al., VLSI2023.
- [11] T. Takatsuka et al., VLSI2023

- [12] J. Ogi et al., IISW2023.
- [13] T. Al Abbas et al., IEDM2016.
- [14] Z. You *et al.*, IISW2017.
- [15] F. Acerbi et al., IEEE JSTQE 2018.
- [16] K. Morimoto et al., Optics Express, 2020.
- [17] K. Morimoto et al., IEDM 2021.
- [18] B. Mamdy et al., IISW 2023
- [19] N.A.W. Duttion et al., Sensors, 2018.
- [20] K. Morimoto et al., Optica, 2020.