Test Bench for Characterization of CMOS SPADs



Joo-Hyun Kim^{1,2,3}, Eunsung Park^{1,2}, Seonghyeok Park³, Seong-Jin Kim³, Woo-Young Choi²,

and Myung-Jae Lee¹

¹Post-Silicon Semiconductor Institute, Korea Institute of Science and Technology, Seoul, Korea, ²Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea, ³Department of Electrical and Electronic Engineering, Ulsan national institute of Science and Technology, Ulsan, Korea

Email: mj.lee@kist.re.kr*

Introduction



Outline of Test Bench



Lapviews	•		^	<u></u>	

Device Under Test								
N-well width	0.7	0.85	1					
GR width	1	1.5	2					
AA Radius	2.5	3.75	5					
P+ Radius	AA	AA -0.5	AA-1					
AA shape	R.S	circle	Square					
P-well/ deep N-well (VG)								

w/o hot pixels



- FPGA: Control the SPADs and associated circuits while storing the SPAD pulse count in a counter.
- LabView: Data extraction, excess voltage control



– Upper-left side points: high performances **Reduction processing time** compared to a SPAD w/o integrated circuitry

Conclusion

- The time-effective characterizations of numerous SPADs in a very short time
- Reducing the likelihood of inaccurate measurements due to SPADs' damage and temperature fluctuations