

A 1.8- μm pitch, 47-ps jitter SPAD Array in 130nm SiGe BiCMOS process

Feng Liu^{1,*}, Edoardo Charbon¹¹Ecole Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland^{*}now with Microparity, Hangzhou, China



Introduction

■ SiGe SPAD (SWIR)

- Decreased solar background
- Higher eye-safety threshold
- Decrease in scattering from particles
- More expensive, higher dark counter rate...

■ Device Miniaturization and Large Format Camera



■ SiGe SPAD Approach




SPAD and Circuit Design

■ Silicon SPAD device

- First attempt to design SPAD in BiCMOS process
- A series of SPAD structures and sharing techniques were implemented





■ Circuit Design




Measurement Results(A)

■ Breakdown voltage & temperature dependence




Measurement Results(B)


■ Dark Count Rate(DCR)




■ Photon Detection Probability (PDP)




■ Crosstalk Probability (Xtalk)



■ Afterpulsing Probability



■ Timing Jitter @850nm



Comparison and Conclusion

- First fully characterized silicon SPAD in SiGe BiCMOS process.
- Smallest SPAD array (1.8- μm) using guard ring sharing technique.
- Better timing jitter (< 50 ps) at low excess bias voltage.
- For possible future research on SiGe SPAD: Cryogenic characterization for quantum application, Ge layer implemented on Si SPAD with process optimization, etc.

	2010[1]	2017[2]	2020[3]	2022[4]	2023[5]	This work
Technology (nm)	FSI 90nm	FSI 130nm	FSI 180nm	BSI-3D 90nm	BSI-3D 90nm	SiGe FSI 130nm
Pitch (μm)	5	3	2.2	2.5	3.06	11.3
Array size	3x3	4x4	4x4	N/D	4x4	4x4
Fill Factor (%)	12.5	14	19.5	N/D	15.3	30.9
VBD (V)	10.3	15.8	32.35	18	20.9	12.7
V _E (V)	0.6	3.2	4	3	3	2
Median DCR (cps)	250	150 ^a	751	173	15.8	1598
Peak PDP (%)	36	15	10.3	N/D	40.6	5453
Peak PDE (%)	4.5	2.1	2.0	76.1	57	9.4
Crosstalk (%)	<0.1	<0.2 ^a	2.97	1.0	<0.4	0.5
Afterpulsing probability (%)	N/D	0.18 ^a	<0.2	<0.1	N/D	0.4
Dead time (ns)	N/D	10	10	6.0	N/D	5.0
Timing Jitter (ps)	107	176	72	214	N/D	84

^aThe data was measured at 1V excess bias voltage.

[1] Robert K. Henderson, IEDM 2010

[3] Kazuhiro Morimoto, Optics Express 2020

[5] Jun Ogi, IISW 2023

[2] You Ziyang, IISW 2017

[4] Shohei Shimada, IEDM 2022