


# Count-Free Single-Photon LiDAR with Equi-Depth Histograms: An FPGA Implementation

Hayden Galante<sup>\*1</sup>, Tommaso Milanese<sup>2</sup>, Kaustubh Sadekar<sup>1</sup>,  
 Claudio Bruschini<sup>2</sup>, Edoardo Charbon<sup>2</sup>, David Maier<sup>1</sup>, David Burnett<sup>1</sup>, Atul Ingle<sup>1</sup>  
<sup>1</sup> Portland State University, USA    <sup>2</sup> EPFL, Switzerland  
 \* Email: galante@pdx.edu    Webpage: www.computational.camera


## Single-Photon LiDAR at 100x Lower Bandwidth (Simulated Results)




\*1 Mpix SPAD, 8 bits/bin, 30 fps  
 †1 Mpix SPAD, 8 bits/bin, 30 fps  
 ‡1 Mpix SPAD, 10 bits/bin, 30 fps

Equi-depth photon histograms: 100x lower bandwidth while maintaining distance resolution


### Our Approach: Equi-depth Histograms




### "Binner Circuit": A Two-bin Equi-depth Histogram



### FPGA Binner Implementation



### Experiment Setup




### Advantages

- Will enable larger image sensors by reducing bandwidth and lowering power consumption
- Does not need to store the complete history of photon timestamps or photon counts
- Modest circuit complexity compared to high resolution TDCs
- Can capture complex return distributions (e.g., multiple returns, interreflections, and multipath)

### Ongoing Activities

- Create a 256x256 distance map using a scanning setup with the LinoSPAD camera
- Implement adaptive stepping strategies for improved convergence and accuracy
- Design TDC-less binner without explicit timestamping

### Results from FPGA Implementation



- We capture data at varying distances, and stream timestamps through a binner tree on the FPGA.
- FPGA output shows 15 bin boundaries with a cluster of bins around the main peak.
- We also see a second cluster around the secondary multipath peak.



Funding: NSF Award # 2138471