

### Rethinking boundaries: 3D integration & advanced packaging as performance drivers

**Perceval Coudrain** *CEA-Leti, Univ. Grenoble Alpes, France* 





# Outline

- Why going vertical ?
  - **3D integration toolbox**
  - **3D integration for innovative architectures**





# Why going vertical ?

#### **Three-Dimensional IC Trends**

#### YOICHI AKASAKA

Invited Paper

VLSI will be reaching to the limit of minimization in the 1990s, and after that, further increase of packing density or functions might depend on the vertical integration technology.

Three-dimensional (3-D) integration is expected to provide several advantages, such as 1) parallel processing, 2) high-speed operation, 3) high packing density, and 4) multifunctional operation.

Basic technologies of 3-D IC are to fabricate SOI layers and to stack them monolithically. Crystallinity of the recrystallized layer in SOI has increasingly become better, and very recently crystalaxis controlled, defect-free single-crystal area has been obtained in chip size level by laser recystallization technology.

Some basic functional medels showing the concept or image of a future 3-D IC were fabricated in two or three stacked active layers.

Some other proposals of subsystems in the application of 3-D structure, and the technical issues for realizing practical 3-D IC, i.e., the technology for fabricating high-quality SOI crystal on complicated surface topology, crosstalk of the signals between the stacked layers, total power consumption and cooling of the chip, will also be discussed in this paper.

INTRODUCTION

The ultimate IC structure of the future is thought to consist of stacked active IC layers sandwiched by insulating materials.

Various devices or circuit functions, such as photosensors, logic circuits, memories, and CPUs, will be arranged in each active layer and, as a result, a remarkable improvement in packing density and functional performance will be realized.

In 1979, it was reported that polysilicon deposited on Insulator can be melted and recrystallized by laser irradiation [1] and that the crystal perfection of the layer can be adequate to allow the fabrication of devices.

The quality of the recrystallized layer can be characterized by carrier mobility. As shown in Fig. 1, the electron mobility reported so far has increased year by year and has attained a value comparable to bulk crystals. This improvement was a trigger for starting research and development of 3-D ICs.

A partial 3-D structure has already been tried for a dynamic memory (DRAM) cell [2], [3]. For high-density RAMs,

Manuscript received January 23, 1986; revised August 8, 1986. The author is with the LSI R & D Laboratory, Mitsubishi Electric Corporation, 4-1, Mizuhara, Itami, Japan.



Fig. 1. Progress of surface carrier mobility of MOSFET fabricated on SOI layer.  $\bigcirc$ —CW laser;  $\square$ —electron beam;  $\triangle$ — carbon strip heater.

such as the 4-Mbit DRAM, the area of the memory cell capacitor is limited, so in order to increase the cell capacitance, a 3-D structure, i.e., a trench cell or a stacked capacitor cell, has been tried. This partial 3-D structure will be used in 2-D VLSIs within a few years.

To achieve a breakthrough in the packing density of advanced VLSIs, it is reasonable to consider a 3-D structure, containing either partially or completely stacked active layers. Fig. 2 shows a forecast of the development of 3-D ICs schematically, as 3-D technology progresses. This figure was obtained from the 3-D IC Research Committee of the 3-D



#### 0018-9219/86/1200-1703501.00 © 1986 IEEE

**1986 review** 

#### **Expecting 3D** production around 2000

Authorized licensed use limited to: CEA. Downloaded on June 04,2024 at D8:05:25 UTC from IEEE Xplore. Restrictions apply. PROCEEDINGS OF THE IEEE, VOL. 74, NO. 12, DECEMBER 1986

## Moore's law puts pressure on interconnects

Consequences of miniaturization

Dramatic R.C increase  $\rightarrow$  interconnect delay

#### Countermeasures to reduce R.C

Switch from AI to Cu & introduction off low-k dielectrics



Low-k dielectric



CMOS node	130 nm	32 nm
Interco. layers	6	9
M1 min. pitch	350 nm	112,5 nm
M4 min. pitch	756 nm	168,8 nm
M6 min. pitch	1204 nm	337 nm

Circuit cross section

Back end of line design rules (Intel)



R.C delay has become a major performance issue

SiO<sub>2</sub> dielectric

## New paradigms are needed

#### Interconnects Bottleneck

Dramatic R.C increase  $\rightarrow$  circuit frequencies limited

#### Scaling becomes costly

High manufacturing cost, low yield with large die High development cost (mask, IP porting, verif...)

#### Heterogeneous architectures needed

More processing (AI, perception accelerators...) More data to handle (memory capacity, fusion...) More modularity, scalability & sustainability





Cost of advanced designs (IBS, July 2022)

6

## **3D benefits for advanced systems**

- Best of all trends: Moore + more than Moore
  Combination of SoC performance with SiP diversity
- High-performance interconnections
  Low R, L, C + massively parallel vertical processing

#### Modern answers to design needs

I/O number non limited, partitioning, IP reuse, scalability & density Mixed CMOS nodes & materials (Si, III-V, II-VI, passives, MEMS)





P. Coudrain, ISSW2024 - The International SPAD Sensor Workshop 2024, Grand Hotel Trento, June 4-6. 2024





## **3D integration toolbox**

## **Morphology of a 3D circuit**



#### <u>Thin</u> stacked layers

Layer 1 (# bottom die) / (...) / Layer N (# top die)

#### Layer-to-layer vertical interconnects

Miniaturization trend: pillars, hybrid bonding ...

#### Intra-layer vertical interconnects

Communication between frontside and backside of each layers Through silicon Vias (TSV)

#### Intra-layer in-plane interconnects (2D)

ReDistribution Layers (RDL)



## **Assembly configurations**



## **Die to die**



Known Good Dies  $\rightarrow$  yield Heterogeneous integration Flexible design



- Low assembly throughput Low alignment accuracy
- Very high cost

#### **Pure packaging** operation

## Wafer to wafer



Collective process High assembly throughput High alignment accuracy

Yield loss

Strong design limitation

#### **Mass production** for image sensors and memories

## **Die to wafer**





- Known Good Dies → yield Heterogeneous integration Flexible design

- Low assembly throughput
  - Low alignment accuracy

#### **Breakthrough** processes needed



## Wafer bonding techniques

## • Why & how ?

Thin wafer processing ( $<300\mu m$ ) Wafer-to-wafer 3D stacking Temporary or permanent bonding



50 µm thin silicon wafer

Thin wafer processing on carrier

#### A wide range of processes

Each with own strengths and weaknesses







\* most used processes



## **Direct bonding process**

#### Bonding without added material

Based on attraction of very smooth surfaces Flatness & cleanliness at all scales  $\rightarrow$  CMP

#### SiO<sub>2</sub>/SiO<sub>2</sub> bonding

Required roughness < 0,65nm rms <sup>[1]</sup> Van der Waals interaction at T<sub>amb</sub> Covalent bonds formed after annealing

#### Cu/Cu bonding

Required roughness < 0,5nm rms<sup>[2]</sup>

Cu recrystallization during annealing > 200°C<sup>[3]</sup>





Bonding wave: glass to Si & Si to Si bonding



SiO<sub>2</sub>/SiO<sub>2</sub> interface after annealing



Cu/Cu interface before/after annealing

<sup>&</sup>lt;sup>[1]</sup> F. Rieutord, et al. *ECS Trans.,* vol. 3, no. 6, pp. 205–215, 2006

<sup>&</sup>lt;sup>[2]</sup> H. Moriceau, *Microelectronics Reliability*, vol. 52, no. 2, pp. 331–341, 2012

<sup>&</sup>lt;sup>[3]</sup> L. Di Cioccio, et al., *J. Electrochem. Soc.,* vol. 158, no. 6, pp. P81–P86, 2011



## **"TSV last" low density process**

#### • Done <u>after</u> full CMOS process <sup>[4]</sup>

Wafer bonding on carrier & low temp. process AR (= height/diameter) increased over time Keep out zone + alignment  $\rightarrow$  area penalty

#### Industrially mature since 2008

CMOS image sensorsImage sens

<sup>[4]</sup> D. Henry et al., Electronic Components and Technology Conference, 2008







## **"TSV middle" process**

#### Done during CMOS process <sup>[5]</sup>

Aspect ratio usually > 10, Diameter 2-15 µm TSV etched & filled with Cu prior to BEOL process TSV revealed on backside after Si thinning Reduced keep out zone vs. TSV last

#### Industrially mature since 2013

DRAM stacks, FPGA (Xilinx)



TSV Middle after CMP



resonators







TSV structure





## "High density TSV" (HD-TSV) process flow

#### • Done <u>after</u> circuit processing <sup>[6]</sup>

Diameter typically < 2µm & height <15 µm Ultra-uniform Si thinning needed (TTV < 1µm)

#### R&D activity

Power delivery network (PDN), SPAD arrays





Base wafer



3-15 µm





Base wafer

ŧ.

SiO<sub>2</sub>/SiO<sub>2</sub> bonding



## **Technologies for 3D interconnects**





## **Solder-based interconnects for flip-chip**

#### Solder choice vs. temperature

SnPb (183°C)  $\rightarrow$  historical, but Pb now forbidden in EU SnAg (221°C), SnAgCu (217°C), In (152°C)...

#### Interconnect process

Paste printing & ball serigraphy for large geometries Semi-additive process with (ECD) for reduced pitch Polymer underfill systematically added in free space



200µm diameter SnAgCu Paste printing



70µm diameter Cu/SnAg ECD





Semi-additive process







2-layer stack on BGA: 10 $\mu$ m Pillars between top and bottom and 70 $\mu$ m bumps between bottom and BGA [7]





## Direct hybrid bonding process: a hot topic !

#### Mix SiO<sub>2</sub>/SiO<sub>2</sub> & Cu/Cu bonding

Precautious CMP process Specific design rules to control dishing in Cu

#### Unprecedented interconnect pitch

1µm pitch demonstrated in 2017 Precision alignment is key: 50nm expected in 2025



Direct hybrid bonding principle



<sup>[9]</sup> Y. Beilliard, PhD Thesis, Univ. Grenoble Alpes, 2015



<sup>[8]</sup> J. Jourdon et al., IEDM 2018



# Electromigration performance vs. pitch reduction







7.2 µm pitch

рт расп

3.4 µm pitch

ch

1.4 µm pitch



With pitch reduction, EM defect moves from BEOL to hybrid bonding levels, but **extrapolated lifetimes are not** affected at use conditions <sup>[10,11]</sup>

#### **Susceptibility to Cu diffusion ?**



 No diffusion identified, thanks to the presence of 3 nm Cu<sub>2</sub>O layer barrier, stable with time and temperature

<sup>[12]</sup> Ayoub et al., IRPS 2022 <sup>[13]</sup> Ayoub et al., Micro rel. 2023



## **Die-to-wafer hybrid bonding challenges**

#### • Known Good Die strategy <sup>[14,15]</sup>

Probing marks to make compatible with bonding

#### Pitch reduction trend <sup>[16]</sup>

Alignment precision is the key to success Multi-pitch for design flexibility, reduced interdie-space







Alignment precision for 5µm pitch

#### 500nm D-T-W alignment precision is expected in 2024-25

3 x 3 mm<sup>2</sup> post thinning

leti

leti

Die-to-wafer integration with 40µm inter-die spacing [17]

3 x 3 mm<sup>2</sup>

<sup>[14]</sup> E. Bourjot et al., 3DIC 2019 <sup>[15]</sup> E. Bourjot et al., ECTC 2021

hollow

Probing marks

pileup

<sup>[16]</sup> E. Bourjot et al., ESTC 2022 <sup>[17]</sup> P. Metzger et al., Minapad 2022

## Self-assembly approach for direct bonding

#### • Capillary-assisted process [18-20]

Drop of water between chip and substrate Liquid capillary tension minimizes surface energy Water confinement controls alignment accuracy



Performances <sup>[21,22]</sup>



resistance similar to standard D-to-W]



High throughput (> 5000 ph) with high precision (< 200 nm expected in 2025)

<sup>[18]</sup> S. Mermoz, PhD thesis, U. Grenoble, France 2015
 <sup>[19]</sup> A. Jouve et al., ECTC 2019
 <sup>[20]</sup> A. Bond et al., ECTC 2022

Hydrophilic direct

bonding surface

 $WCA < 90^{\circ}$ 

Pad edge topography

= physical contrast

[21] E. Bourjot et al. ECTC 2023
 [22] A. Thiolon et al., to be published at ESTC 2024





# **3. 3D integration for innovative architectures**



#### Dimensions

Reduced form factor (x,y,z) Abuttable sensors for RX & IR sensing

#### • New architectures!

Parallel pixel processing Layers functionalization & optimization



#### Mitsubishi<sup>[23]</sup>



Array of processing units

o form one frame

LU & Output

Configuration o

one processing





#### Tohoku University <sup>[24,25]</sup>

<sup>[24]</sup> H. Kurino et al., IEDM, 1987 <sup>[25]</sup> T. Tanaka et al., IEDM, 2007



P. Coudrain, ISSW2024 - The International SPAD Sensor Workshop 2024, Grand Hotel Trento, June 4-6. 2024

cea

## Backside illumination as an enabler for 3D CIS

Backside illumination process requires wafer bonding on a carrier. There's just one step to 3D integration: replace carrier by a functional wafer!



### • 3-layer CIS (2017)

Intermediate DRAM layer [28]



• 2-layer CIS (2013)

Oxide bonding <sup>[26]</sup> followed by hybrid bonding <sup>[27]</sup>





SiO2/SiO2 bonding

Hybrid bonding

## **Smart imager developments**

From imagers to vision sensors

Edge-AI applications for autonomous vehicle

#### • 3-layer scheme <sup>[29]</sup>

Pixel array / Readout IC / AI & memory layer 2 hybrid bonding with 1x10µm HD-TSV



1x10µm TSV (2µm pitch),  $R_{TSV} = 500m\Omega$ Misalignment HB2: max. 1 µm (avg 200 nm) Misalignment HB1: max. 350 nm (avg 100 nm)





Autonomous vehicle functions









Electrical characterization of hybrid bonding/HD TSV transitions

## 2-layer stacked 4T pixels CMOS Image Sensors

#### **Pixel split for FWC increase** <sup>[31]</sup>

BSI pinned photodiode + transfer gate on layer 1 RST, source follower & read transistors on layer 2

#### Sequential integration mandatory

Misalignment between layer << 1 µm Mono. Si transfer + low temp. CMOS process



2-layer pixel schematics based on 3D sequential integration







Deep photodiodes, oxide-based full trench isolation (FTI), 1µm dual photodiodes<sup>[32]</sup>

## Sequential 3D pixel with hybrid bonding [33]



#### **Increased diode area**

44% for 1.4 $\mu$ m pitch

Smart pixel

Adaptation, calibration Pre-processing





- Sequential CMOS process
- Low temperature top level
- Nm-scale alignment between gate levels
- Applicable to heterogeneous and CMOS 3D

# Combining sequential integration with hybrid bonding offers a great opportunity for pixel partitioning with pitch in the 1 $\mu$ m range and distributive computing for high efficiency

## **3D integration in SPAD**

#### • Separation detection & readout <sup>[34]</sup>

Layer optimization: CIS (90nm) & CMOS (22nm) Better sensitivity, high FF, low DCR & functionality

#### 3D technology has evolved

Bridges <sup>[35]</sup>, oxide bonding with metal vias <sup>[36]</sup> Bumping, hybrid bonding <sup>[37,38]</sup>



3D Geiger-Mode APD with Two SOI Timing Circuit Layers [36]

<sup>[34]</sup> E. Charbon, C. Bruschini & M.-J. Lee, ICECS 2018
 <sup>[35]</sup> B. Aull et al., Lincol Lab J.; Vol 13, no. 2, pp. 335-350, 2002
 <sup>[36]</sup> B. Aull et al., ISSCC 2006
 <sup>[37]</sup> T. Al Abbas et al., IEDM 2016
 <sup>[38]</sup> K. Ito et al., IEDM 2020
 P. Coudrain



CMOS road

Front illuminated vs. back-illuminated 3D stacked SPAD image sensors <sup>[34]</sup>





32 × 32 array "bridge-bonded" APD/CMOS [35]



#### P. Coudrain, ISSW2024 - The International SPAD Sensor Workshop 2024, Grand Hotel Trento, June 4-6. 2024

## **Take-home messages**

- 3D integration is far from a new idea!
- Imaging has played a pioneering role in the industrialization of these technologies: TSV, oxide & hybrid bonding
- It is now conceivable that any vertical architecture can be realized in one way or another. But... the right cost/performance compromise needs to be found
- Designers are often not fully aware of the technical toolbox available → come & discuss!



Chiplets on photonic interposer



Superconducting Nb/Nb bonding for quantum interposers



Flexible heterogeneous SiP



Optical transceiver



## Thanks !

CEA-Leti, Grenoble, France www.leti-cea.com perceval.coudrain@cea.fr

