

## **A DVS sensor with a Photovoltaic Receptor**

Pablo Fernández-Peramo, Juan Antonio Leñero-Bardallo and Ángel Rodríguez-Vázquez


Analog and Mixed-Signal Microelectronics Department  
Institute of Microelectronics of Seville (IMSE-CNM), Spain  
[pablofp@imse-cnm.csic.es](mailto:pablofp@imse-cnm.csic.es)

IMSE  
-cnm Instituto de  
Microelectrónica  
de Sevilla




- Introduction
  - Dynamic Vision Sensor
  - DVS in Industry
  - A Photovoltaic Receptor
- PV diode suitability for EBS
  - Temporal Response
  - Frequency Response
- Understanding PVDVS
  - PVDVS Architecture
  - Experimental Results
- Conclusions
  - Assessment of Pros and Counters

## a) Abstracted pixel core schematic




## b) Principle of operation



## Benefits


- It removes redundant data.
  - Low power consumption ( $\leq 100$  mW).
  - High temporal resolution ( $\sim \mu s$ ).
  
- Autonomous pixels.
  - Low latency ( $< ms$ ).
  - High intra-dynamic range ( $\sim 120$  dB).

[1] P. Lichtsteiner, C. Posch, and T. Delbruck. "A  $128 \times 128$  120 dB 15  $\mu s$  Latency Asynchronous Temporal Contrast Vision Sensor", *IEEE Journal of Solid-State Circuits*, vol. 43, no. 2, pp. 566 – 576, 2008.




## Challenges

- Unconventional space-time output.
  - Asynchronous events.
  - Sparse data.
- Limited to low matrix resolutions.
  - Power consumption.
  - Small Fill Factor.
- Limited by noise and mismatch.
  - Generation of fake events.




Alternative DVS architecture proposed by SONY ISSCC2023. [2]


### a) Abstracted pixel core schematic




### b) Principle of operation




[1] P. Lichtsteiner, C. Posch, and T. Delbruck. "A 128 × 128 120 dB 15 μs Latency Asynchronous Temporal Contrast Vision Sensor", *IEEE Journal of Solid-State Circuits*, vol. 43, no. 2, pp. 566 – 576, 2008.  
 [2] A. Niwa et al., "A 2.97μm-Pitch Event-Based Vision Sensor with Shared Pixel Front-End Circuitry and Low-Noise Intensity Readout Mode," 2023 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2023, pp. 4-6, doi: 10.1109/ISSCC42615.2023.10067566.



### a) Abstracted pixel core schematic





### b) Principle of operation



Alternative DVS architecture proposed by SONY ISSCC2023. [2]

[1] P. Lichtsteiner, C. Posch, and T. Delbruck. "A 128 × 128 120 dB 15 μs Latency Asynchronous Temporal Contrast Vision Sensor", *IEEE Journal of Solid-State Circuits*, vol. 43, no. 2, pp. 566 – 576, 2008.  
 [2] A. Niwa et al., "A 2.97μm-Pitch Event-Based Vision Sensor with Shared Pixel Front-End Circuitry and Low-Noise Intensity Readout Mode," 2023 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2023, pp. 4-6, doi: 10.1109/ISSCC42615.2023.10067566.


# Introduction. A Photovoltaic Receptor




□  $V_{oc}/I_{sc}$  → highest voltage/current available from the photocell.

■  $I_{sc} \propto I_{ph}$


■  $V_{oc} \propto \ln I_{ph}$



# Introduction. A Photovoltaic Receptor



A Photovoltaic Receptor for HDR imaging. [3]




A Photovoltaic Receptor for IR applications. [4]

[3] Ni, Yang & Zhu, Yiming & Arion, Bogdan. (2011). A 768x576 Logarithmic Image Sensor with Photodiode in Solar Cell mode. 10.13140/2.1.3309.9526.  
 [4] R. Fragasse et al., "Signal and Noise Analysis of an Open-Circuit Voltage Pixel for Uncooled Infrared Image Sensors," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 5, pp. 1827-1840, May 2021, doi: 10.1109/TCSI.2021.3068595.


## Steady-State

$$V_{oc} = \eta U_T \ln \left( 1 + \frac{I_{GR}}{I_S} \right) \approx$$
$$\approx \eta U_T \ln \left( 1 + \frac{I_{ph}}{I_S} \right)$$




## Contrast Sensitivity


$$TC = \frac{\partial I_{ph}}{\partial t} \frac{1}{I_{ph}} = \frac{\partial \ln(I_{ph})}{\partial t} \approx \frac{\partial V_{oc}}{\partial t} \frac{1}{\eta U_T} \approx \frac{\Delta V_{oc}}{\eta U_T}$$



## Bandwidth





$$H_{PV}(s) = \frac{v_{oc}}{i_{ph}} = \frac{R_{oc}}{1 + s\tau_{oc}} \quad \tau_{oc} = R_{oc}C_{eq}$$



298.15 K

## Bandwidth



## Noise Performance

$$\overline{v_n^2} = \overbrace{i_n^2}^{4qI_{ph}} \frac{R_{oc}}{2\pi C_{eq}} \arctan(2\pi f_{max} R_{oc} C_{eq})$$

$f_{max} \rightarrow 0$


$f_{max} \rightarrow \infty$

$$\overline{v_n^2} = 4q \left( \frac{\eta U_T}{I_{diff}} \right)^2$$


**Spot Noise**

$$\overline{v_n^2} = \eta \frac{kT}{C_{eq}}$$


**KT/C Noise**




# Understanding PVDVS. PVDVS Architecture




- I.** Photovoltaic Diode.
- II.** PMOS Source Follower.
- III.** Charge Amplifier.
- IV.** 2-Stage OTA comparators.







- I.**  $BW_{PV} < BW_{SF}, BW_{diff}$
- II.**  $I_{leak} \uparrow\uparrow$




# Understanding PVDVS. Experimental Results




- I.** SNR ↓↓
- II.** SNR ↑ > I<sub>leak</sub> ↑
- III.** I<sub>leak</sub> ↑ > SNR ↑
- IV.** I<sub>leak</sub> ↑ ~ SNR ↑
- V.** I<sub>leak</sub> ↑↑ > SNR ↑ (DR)



# Understanding PVDVS. Experimental Results






- I.* SNR ↓
- II.* SNR good enough
- III.*  $I_{leak} \uparrow$






	This work	iniVation DAVIS346 [13]	OmniVision 2023 [2]	PROPHESSEE 2020 [6]
Technology	0.18 $\mu\text{m}$ 1P6M UMC	0.18 $\mu\text{m}$ 1P6M MIM CIS	40 nm BSI-CIS +65 nm CMOS +3DMIM +40 nm CMOS	90 nm BI-CIS +40 nm CMOS
Supply Voltage (V)	1.8	1.8	–	2.5, 1.1
Resolution	64 $\times$ 96	346 $\times$ 260	1032 $\times$ 928	1280 $\times$ 720
Pixel size ( $\mu\text{m}^2$ )	12.45 $\times$ 21.5*	18.5 $\times$ 18.5	8.8 $\times$ 8.8	4.86 $\times$ 4.86
Fill Factor	18%	22%	1/16	> 77%
Power/Pixel (nW)	410*	–	31	35
Max event rate (Meps)	10.64	12	4600	1066
<u>Contrast Sensitivity</u>	<b>7% (0.05 – 0.5 lx)</b> <b>10% (0.5 – 500 lx)</b>	14.3% (ON) 22.5% (OFF)	15% (10 – 1000 lx)	11%
CTNU	< 6% (> 50 mlx)	3.5%	3% (> 10 lx)	3%
<u>Dynamic Range</u> (dB)	<b>100 (10% TC)</b> <b>&gt; 140 (30% TC)</b>	120	–	> 124 (40% TC)
<u>Latency +/-</u> ( $\mu\text{s}$ )	<b>3.7/7.6@500 lx</b> <b>200/267@5 lx</b> <b>2180/2380@50 mlx</b>	< 1000	200@100 lx 100@1 klx	–
<u>Peak Noise Activity</u> (Hz)	< 1	1 ( $I_{pr} = 2 \text{ pA}$ ) 100 ( $I_{pr} = 50 \text{ pA}$ )	< 1	8.3
<u><math>V_{rms}</math></u> (mV)	<b>0.19 (&lt; 1 lx, <math>T_{room}</math>)</b> <b>0.21 (High T)</b> <b>@<math>\Delta f \sim 100 \text{ kHz}</math></b>	1.7 ( $I_{pr} = 2 \text{ pA}$ ) 2.4 ( $I_{pr} = 50 \text{ pA}$ ) (< 1 lx) @ $\Delta f \sim 4 \text{ kHz}$	–	–
* Pixel pitch and power consumption could be reduced by optimizing the building block topologies.				

# Understanding PVDVS. Experimental Results



# Understanding PVDVS. Experimental Results



- 😊 Photodetection + Log. Compression in a single, self-biased device.
  - Reduced pixel pitch and power consumption.
  - Static power consumption independent on illuminance.
  - Simultaneous operation in shared-diode configurations (DAVIS, ATIS).

- 😊 Noise power is reduced to  $2 \times$  the fundamental photon shot noise limit,
  - Improving SNR.
  - Expanding DR.without additional power consumption.

- 😊 Higher integrated capacitance as there is no longer a feedback loop.
  - Reduced integrated noise.
  - Reduced bandwidth.

- 😞 Implementation limits pixel Fill Factor in 2D process.
  - Mandatory Deep N-well layer.

**High resolution,  
HDR, Energy-  
efficient, low noise  
applications**

**3D stacking,  
moderate speed  
applications**



**THANK YOU SO MUCH!**


どうもありがとうございます！

**ANY QUESTION?**

何か質問はありますか？






# BACK-UP SLIDES






- Active dark current reduction structure that enable solar cell mode at room temperature without sensitivity loss.

[1] Ni, Yang & Arion, Bogdan & Bouvier, Christian. (2015). Logarithmic InGaAs detectors with global shutter and active dark current reduction. 10.1117/12.2176392.




# Back-Up. PV Diode. Steady-State Response






# Back-Up. PV Diode. Contrast Sensitivity






# Back-Up. PV Diode. Bandwidth



# Back-Up. PV Diode. Noise Performance



# Back-Up. PV Diode. Signal-to-Noise Ratio




DRC rules:


- Deep Nwell minimum distance to unrelated Nwell ( $\sim 2.5 \mu\text{m}$ ).
- Nwell minimum distance to NW at different potential ( $\sim 1 \mu\text{m}$ ).

# Back-Up. PVDVS. TC Sensitivity


0%





1%




5%



10%





50 mlx



$BW_{sf} \gg BW_{diff,min} \sim [0.5, 60] \text{ Hz}$

I.  $BW_{PV} < 50 \text{ Hz}$

II.  $I_{leak} \uparrow \uparrow$



## Noise Performance

$$\overline{\nu_n^2} = \overline{i_n^2} \frac{R_{oc}^2}{1 + (2\pi f R_{oc} C_{eq})^2} \xrightarrow{\Delta f = [0, f_{max}]} R_{oc}^2 \int_0^{f_{max}} \frac{df}{1 + (2\pi f R_{oc} C_{eq})^2}$$

$$\overline{\nu_n^2} = \overline{i_n^2} \frac{R_{oc}}{2\pi C_{eq}} \arctan(2\pi f_{max} R_{oc} C_{eq})$$


## Noise Performance

$$\overline{v_n^2} = \overline{i_n^2} \frac{R_{oc}}{2\pi C_{eq}} \arctan(2\pi f_{max} R_{oc} C_{eq})$$

$f_{max} \rightarrow 0$   $\left( \overline{i_n^2} = 4qI_{ph} \right)$

$$\overline{v_n^2} = 4q \left( \frac{\eta U_T}{I_{diff}} \right)^2$$

**Spot Noise**



## PV Diode

$$V_{oc} = \eta U_T \log \left( \frac{I_{ph}}{I_s} + 1 \right)$$



Independent of device's area.

- Low mismatch → High uniformity.

## Photodiode

+

## Logarithmic Photoreceptor

$$V_{pr} = V_{g,fb} - |V_{th,fb}| - \eta U_T \log \left( \frac{I_{ph} + I_s}{I_{s,fb}} \right)$$



Dependent on  $V_{th}$  and devices' area.

- High mismatch → Poor uniformity.