

# IISW 2025

2025 International Image Sensor Workshop

Awaji Yumebutai Int. Conf. Center, Hyogo, Japan.

Date: 2–5 June, 2025

## An 8.7 Mpixel 240fps CMOS Image Sensor with $4 \times 4$ Pixel-Block Local Adaptation of Resolution, Frame Rate, and Exposure Time for Scene Adaptive Imaging


Kohei Tomioka<sup>1</sup>, Kodai Kikuchi<sup>1</sup>, Akira Honji<sup>1</sup>, Takenobu Usui<sup>1</sup>, Kazuya Kitamura<sup>1</sup>, Shoji Kawahito<sup>2</sup>

<sup>1</sup> NHK Science & Technology Research Laboratories, Tokyo, Japan


<sup>2</sup> Research Institute of Electronics, Shizuoka University, Hamamatsu, Japan

# Challenges in Capturing High-Quality Wide Field of View Video

Need for integrating high resolution, frame rate, and dynamic range





Coexistence of diverse movements and brightness levels in the same frame



Trade-offs of imaging parameters limit the performance of image sensors

# Scene-adaptive imaging technology

Image quality improvement through subject-based area control of imaging parameters




Controls the imaging parameters locally, area-by-area

Pseudo-improvement of image quality with data rate suppression

# Key Features of Our CIS

- Imaging mode is assigned to each  $4 \times 4$  pixel block based on feedback signals.
- Exposure time, frame rate, and resolution are controllable per block.





- ✓ Control the signal readout timing from each of the A, B, C, and D pixels.
- ✓ Select "readout for each pixel", "binning", "electronic shutter", and "skip readout".

Imaging Modes

Mode	Pixel Number Per Block	Frame Rate (fps)	Exposure Time (s)
Normal	 $4 \times 4$	60	1/60
Bright	 $4 \times 4$	60	1/240
Low-Light	 $4 \times 4$	30	1/30
Fast	 $2 \times 2$	240	1/240


# Pixel Readout Architecture

- PD(A)–PD(D) share a floating diffusion (FD) and a source follower (SF)
- Mode-dependent TXC(A–D) control exposure time and pixel binning
  - ✓ **Only one TXC(A–D) ON:**  
Selective charge transfer  
PD(A) → PD(B) → PD(C) → PD(D)  
are read out sequentially every 1/240 s.
  - ✓ **All TXC ON:**  
Pixel binning via charge summation



# Imaging Mode Assignment Method

- Imaging mode is controlled by mode-dependent TXC(A–D) .
- All pixel-block rows are scanned by the pixel driver every 1/240 second.
- SPI feedback signals update TXC patterns, synchronized with pixel-block row selection.



# Local adaptation for each $4 \times 4$ pixel block


Acquired image



3840(H)  $\times$  2160(V)

# Local adaptation for each $4 \times 4$ pixel block


## Mode Setting




976 (H)  $\times$  556 (V) Blocks

# Local adaptation for each $4 \times 4$ pixel block

- ✓ Subjective image quality is improved through local adaptation of imaging parameters.




- Normal      ■ Bright
- Low-Light      ■ Fast



# FoM comparison with recent CIS

- ✓ Our CIS is superior and well-balanced in both FoMs due to the local adaptation of imaging parameters.



FoM Definition


$$\text{FoM1} = \frac{\text{Power} \times \text{Noise}}{\text{Number of Pixels} \times \text{Frame Rate} \times 2^{\text{ADC Bit Depth}}}$$
$$\text{FoM2} = \frac{\text{Power} \times \text{Noise}}{\text{Number of Pixels} \times \text{DRU}}$$
$$\text{DRU} = \frac{\text{Saturation}}{\text{Number of Pixels} \times \text{DRU}}$$

# Conclusion

- An 8.7 Mpixel CMOS image sensor with local adaptation per  $4 \times 4$  pixel block
- Resolution, frame rate, and exposure time are adjustable per block
- Achieves enhanced image quality while suppressing the data rate
- Demonstrated performance: 4K resolution, 240 fps, and expanded dynamic range

The proposed CIS balances resolution, frame rate, and dynamic range for high-quality wide field of view imaging.

# CIS Specifications



Fabrication Process	BSI 90nm 1P6M	
Supply Voltage	3.3 V / 1.2 V	
Pixel Size	2.5 $\mu\text{m}$ $\times$ 2.5 $\mu\text{m}$	
Pixel Number	3,904 (H) $\times$ 2,224 (V)	
Block Number	976 (H) $\times$ 556 (V), 4 $\times$ 4 pixels/block	488 (H) $\times$ 278 (V), 8 $\times$ 8 pixels/block
Frame Rate	240 fps (Fast mode) 60 fps (Normal mode) 30 fps (Low-light mode)	480fps (Fast mode) 120fps (Normal mode) 60fps (Low-light mode)
Feedback Signal Interface	13.5 MHz SPI, 38 data lanes, 1 clock lane	
A/D Conversion	14-bit Digital CDS with 6 Times Multiple-Sampling	12-bit Analog CDS
RMS Random Noise	2.4 e <sup>-</sup> rms (Gain = 2)	4.4 e <sup>-</sup> rms (Gain = 2)
Output Interface	48 data lanes, 4 clock lanes, 576 MHz/lane, SLVS	
Conversion Gain	68.2 $\mu\text{V}/\text{e}^-$	
Full Well Capacity	7,750 e <sup>-</sup>	
Power Consumption	2,640 mW	
Die Size	14.2 mm (H) $\times$ 17.8 mm (V)	