WORKSHOP PAPER
PlatonSPAD: A novel SPAD sensor for large-scale high-resolution particle detectors
Kodai Kaneyasu1, Till Dieminger2, Matthew Franks2, Davide Sgalaberna2, Claudio Bruschini1, Edoardo Charbon1
1Advanced Quantum Architecture Laboratory (AQUA), EPFL, Neuchâtel, Switzerland
2Institute for Particle Physics and Astrophysics (IPA), ETH Zürich, Zürich, Switzerland

Abstract

High-resolution 3D tracking with sub-nanosecond timing is required for the detection of elementary particles, such as neutrinos. Conventional detectors, which utilize analog silicon photomultipliers, face challenges in balancing spatial resolution and scalability. To address this issue, a CMOS single-photon avalanche diode (SPAD)-based high-resolution particle detector is being developed. This work presents a study on SPAD layout optimization and a 4x4 SPAD macropixel module, fabricated in 110 nm CIS technology. Measurement results confirm that high-fill-factor designs improve photon detection efficiency without significant noise degradation. Furthermore, event-driven photon mapping and time stamping, enabled by time-to-digital converters and dedicated pixel circuits integrated into the 4x4 SPAD macropixel, were successfully demonstrated. This work is an essential step towards a sensor that detects probabilistic particle interactions and it lays the groundwork for the development of future large-scale SPAD-based particle detectors.
Year: 2025
Workshop: IISW
URL: https://doi.org/10.60928/486s-zwmd

Keywords

SPAD, particle detector, CMOS, high-resolution tracking, timing, photon detection efficiency, layout optimization, macropixel module,

References

1) T2K Collaboration, "The T2K Experiment", Nucl. Instrum. Methods Phys. Res. A, 2011
2) Hyper-Kamiokande Collaboration, "Hyper-Kamiokande Experiment: A Snowmass White Paper", arXiv preprint, 2022
3) D. Douqa on behalf of the T2K ND280 Upgrade group, "The SuperFGD for the T2K near detector upgrade", J. Phys. Conf. Ser., 2020. https://doi.org/10.1088/1742-6596/1690/1/012070
4) C. Jesús-Valls on behalf of the T2K ND280 Upgrade group, "The SuperFGD prototype PID beam tests results", J. Phys. Conf. Ser., 2022. https://doi.org/10.1088/1742-6596/2374/1/012030
5) K. Morimoto et al., "Megapixel time-gated SPAD image sensor for 2D and 3D imaging applications", Optica, 2020. https://doi.org/10.1364/optica.386574
6) M. Franks et al., "Demonstration of particle tracking with scintillating fibers read out by a SPAD array sensor and application as a neutrino active target", Eur. Phys. J. C, 2024. https://doi.org/10.1140/epjc/s10052-024-12509-y
7) F. Gramuglia et al., "Sub-10 ps minimum ionizing particle detection with geiger-mode APDs", Frontiers in Physics, 2022. https://doi.org/10.3389/fphy.2022.849237
8) C. Bruschini et al., "SPADnet: Embedded coincidence in a smart sensor network for PET applications", Nucl. Instrum. Methods Phys. Res. A, 2014. https://doi.org/10.1016/j.nima.2013.09.001
9) R. Dolenec et al., "Neutron radiation hardness of single-photon avalanche diodes for future RICH detectors", 2023 IEEE Nuclear Science Symposium, Medical Imaging Conference and Room-Temperature Semiconductor Detector Conference (NSS/MIC/RTSD), 2023. https://doi.org/10.1109/nssmicrtsd49126.2023.10337871
10) D. Sgalaberna, "Picture of the SuperFGD detector showing its dimensions", Detector Seminar at CERN, December 13, 2024
11) A. Blondel and et al., "A fully-active fine-grained detector with three readout views", Journal of Instrumentation, 2018. https://doi.org/10.1088/1748-0221/13/02/p02006
12) K. Morimoto et al., "High fill-factor miniaturized SPAD arrays with a guard-ring-sharing technique", Optics Express, 2020. https://doi.org/10.1364/oe.389216
13) U. Karaca, "Silicon CMOS and InGaAs(P)/InP SPADs for NIR/SWIR detection", Ph.D. dissertation, EPFL, 2024
14) A. C. Ulku et al., "A 512 × 512 SPAD Image Sensor With Integrated Gating for Widefield FLIM", IEEE Journal of Selected Topics in Quantum Electronics, 2019. https://doi.org/10.1109/jstqe.2018.2867439
15) A. R. Ximenes et al., "A Modular, Direct Time-of-Flight Depth Sensor in 45/65-nm 3-D-Stacked CMOS Technology", IEEE Journal of Solid-State Circuits, 2019. https://doi.org/10.1109/jssc.2019.2938412