WORKSHOP PAPER
Early Research Progress on Quanta Image Sensors
Saleh Masoodian1, Yue Song1, Donald Hondongwa1, Jiaju Ma1, Kofi Odame1, Eric R. Fossum1
1Thayer School of Engineering at Dartmouth, Hanover, New Hampshire USA

Abstract

Early research progress in the realization of the Quanta Image Sensor is reported. Simulation of binary data acquisition and image formation was performed. Initial analysis and simulation of a readout signal chain has been performed and bounds on power dissipation established. Photodetector device concepts have been explored using TCAD.
Publisher: IISS (Int. Image Sensors Society)
Year: 2013
Workshop: IISW
URL: https://doi.org/10.60928/cp77-n3rx
Download PDF

Keywords

Quanta Image Sensor, binary data acquisition, image formation,

References

1) E.R. Fossum, "What to do with Sub-Diffraction-Limit (SDL) Pixels? – A Proposal for a Gigapixel Digital Film Sensor (DFS)", Proc. of the 2005 IEEE Workshop on Charge-Coupled Devices and Advanced Image Sensors, Karuizawa, Japan, June 2005
2) E.R. Fossum, "The Quanta Image Sensor (QIS): Concepts and Challenges", Proc. 2011 Opt. Soc. Am. Topical Meeting on Computational Optical Sensing and Imaging, Toronto, Canada, July 10-14, 2011
3) S. Burri and E. Charbon, "SPAD Image Sensors: From Architectures to Applications", Imaging and Applied Optics Technical Papers, OSA Technical Digest (online) (Optical Society of America, 2012), paper ITu4C.1.. https://doi.org/10.1364/isa.2012.itu4c.1
4) F. Yang, Y. M. Lu, L. Sbaiz, M. Vetterli, "Bits From Photons: Oversampled Image Acquisition Using Binary Poisson Statistics", IEEE Trans. Image Processing, 21(4), pp. 1421-1436, 2012. https://doi.org/10.1109/tip.2011.2179306
5) E.R. Fossum, "Application of Photon Statistics to the Quanta Image Sensor", Proc. 2013 Int. Image Sensor Workshop (IISW), Snowbird, Utah USA, June 12-16, 2013
6) K. Kotani, T. Shibata, and T. Ohmi., "CMOS charge-transfer preamplifier for offset-fluctuation cancellation in low-power A/D converters.", IEEE J. Solid-State Circuits, 33(5) pp. 762-769, 1998. https://doi.org/10.1109/4.668991
7) Y. Taur, et al., "CMOS scaling into the nanometer regime", Proc. IEEE 85(4) pp. 486-504, 1997. https://doi.org/10.1109/5.573737
8) S. Borkar, "Design challenges of technology scaling", IEEE Micro 19(4) pp. 23-29, 1999. https://doi.org/10.1109/40.782564
9) D. Duarte, et al., "Impact of scaling on the effectiveness of dynamic power schemes", Proc. 2002 IEEE Int. Conf. on Computer Design: VLSI in Computers and Processors, 2002., pp. 382-387. https://doi.org/10.1109/iccd.2002.1106798
10) N. Tanaka, T. Ohmi, and Y. Nakamura., "A novel bipolar imaging device with self-noise-reduction capability", IEEE Trans. Electron Devices, 36(1), pp. 31-38, 1989. https://doi.org/10.1109/16.21174
11) A. Yusa, "SIT image sensor: design considerations and characteristics.", IEEE Trans. Electron Devices, 33(6) pp. 735-742, 1986. https://doi.org/10.1109/t-ed.1986.22562