WORKSHOP PAPER
Reduction of Band-to-band Tunneling in Deep-submicron CMOS Single Photon Avalanche Photodiodes
Robert K. Henderson1, Justin Richardson1,2, Lindsay Grant2
1The University of Edinburgh, Institute for Integrated Micro and Nano Systems, Edinburgh, U.K
2STMicroelectronics Imaging Division, Edinburgh, UK

Abstract

We demonstrate that a process layer intended for pinned-photodiode formation can be employed to reduce the dark count rate (DCR) of single photon avalanche diodes (SPADs) in nanometer-era CMOS technologies. A low-doped p-type passivation implant reduces the electric field in the p-diffusion/nwell breakdown region and acts both as a guard ring and as an STI edge interface. An 8mm diameter device with a typical DCR of 40Hz at 25C is reported in a 130nm CMOS imaging process.
Publisher: IISS (Int. Image Sensors Society)
Year: 2009
Workshop: IISW
URL: https://doi.org/10.60928/mkcs-5ova

Keywords

Single Photon Avalanche Diodes, CMOS Technology, Band-to-band Tunneling,

References

1) Cova S., Ghioni M., Zappa F., Rech I., Gulinatti, A., "A view on progress of silicon single photon avalanche diodes", Adv. Photon Counting Tech. Proc. SPIE, 2006. https://doi.org/10.1117/12.685963
2) Jackson, J., et al., "Toward integrated single-photon-counting microarrays", Opt. Eng., 2003. https://doi.org/10.1117/1.1524608
3) Rochas A., et al., "First fully integrated 2-D array of single-photon detectors in standard CMOS technology", IEEE Photon. Technol. Lett., 2003. https://doi.org/10.1109/lpt.2003.813387
4) Pancheri, L., Stoppa, D., "Low-Noise CMOS Single-Photon Avalanche Diodes with 32ns Dead Time", 37th ESSDERC, 2007. https://doi.org/10.1109/essderc.2007.4430953
5) Niclass, C., Gersbach, M., Henderson, R.K., Grant, L., Charbon, E., "A Single Photon Avalanche Diode Implemented in 130nm CMOS Technology", Selected Topics in Quantum Electronics, IEEE Journal of, 2007. https://doi.org/10.1109/jstqe.2007.903854
6) Gersbach, M, Niclass, C., Charbon, E., Richardson, J., Henderson, R., Grant, L., "A single photon detector implemented in a 130nm CMOS imaging process", Solid-State Device Research Conference, 2008. ESSDERC 2008. 38th European, 2008. https://doi.org/10.1109/essderc.2008.4681750
7) Faramarzpour, N., Deen, M.J., Shirani. S., Fang, Q., "Fully Integrated Single Photon Avalanche Diode Detector in Standard CMOS 0.18um Technology", Electron Devices, IEEE Transactions on, 2008. https://doi.org/10.1109/ted.2007.914839
8) Marwick, M.A., Andreou, A.G., "Single photon avalanche photodetector with integrated quenching fabricated in TSMC 0.18m m 1.8V CMOS process", Electronics Letters, 2008. https://doi.org/10.1049/el:20080673
9) Finkelstein, H., Hsu, M.J., Esener, S.C., "STI-Bounded Single Photon Avalanche Diode in a Deep-Submicrometer CMOS Technology", IEEE Electron Device Letters, 2006. https://doi.org/10.1109/led.2006.883560
10) Gersbach M., Richardson J., Mazaleyrat E., Hardillier S., Niclass C., Henderson R., Grant L., Charbon E., "A Low-Noise Single Photon Detector Implemented in a 130nm CMOS Imaging Process", J. Solid-State Electronics, In press. https://doi.org/10.1016/j.sse.2009.02.014
11) Richardson J., Grant L., Henderson R., "A Low Dark Count Single Photon Avalanche Diode Structure Compatible with Standard Nanometer Scale CMOS Technology", International Image Sensor Workshop, 2009. https://doi.org/10.1109/lpt.2009.2022059