WORKSHOP PAPER
Simple Technique to Reduce FPN in a linear-logarithm APS
Carlos A. de Moraes Cruz1,2, Davies W. de Lima Monteiro3, Gilles Sicard4, Alexandre K. P. Souza1
1Department of Electronics and Computation, Universidade Federal do Amazonas, Av. Gal. Rodrigo Octávio Jordão Ramos, 3000 - Coroado I 69077-000, Manaus, AM, Brazil
2Graduate Program in Electrical Engineering - Federal University of Minas Gerais, Av. Antônio Carlos 6627, 31270-901, Belo Horizonte, MG, Brazil
3Department of Electrical Engineering, DEE/PPGEE, Universidade Federal de Minas Gerais, Av. Antonio Carlos, 6627 - Pampulha 31270-010, Belo Horizonte, MG, Brazil
4TIMA Laboratory, CNRS, Grenoble INP, UJF, 46, avenue Felix Viallet, 38031 Grenoble, France

Abstract

This work presents a simple technique aimed at reducing fixed-pattern noise (FPN) in a modified 3T active-pixel-sensor (APS) operating in the linear-logarithmic mode. Through simulations, the proposed method demonstrated a capability to reduce total FPN by more than 80%, with the remaining FPN constituting less than 0.4% of the output signal swing in 120dB. The technique employs a double-sampling voltage reference scheme to suppress common offset FPN present in both samples, thereby offering an effective, straightforward solution to FPN reduction without increasing pixel or external circuitry complexity.
Publisher: IISS (Int. Image Sensors Society)
Year: 2013
Workshop: IISW
URL: https://doi.org/10.60928/ptkm-kra6
Download PDF

Keywords

Image Sensor, APS, FPN, Wide Dynamic Range,

References

1) M. Wäny, "Photodetector and method for detecting radiation", U.S. Patent 6 815 685 B2, 2004
2) A. El Gamal, "High dynamic range image sensors", Tutorial at International Solid-State Circuits Conference, 2002
3) M. Loose, K. Meier, and J. Schemmel, "A self-calibrating single-chip CMOS camera with logarithmic response", IEEE Journal of Solid-state circuits, 2001. https://doi.org/10.1109/4.913736
4) S. Kavadias, B. Dierickx, D. Scheffer, A. Alaerts, D. Uwaerts, J. Bogaerts, "A Logarithmic Response CMOS Image Sensor with On-Chip Calibration", IEEE Journal of Solid-State Circuits, 2000. https://doi.org/10.1109/4.859503
5) E. Labonne, G. Sicard, M. Renaudin, "An on-pixel reduction method for a high dynamic range CMOS imager", IEEE European Solid State Circuits Conference ESSCIRC, Munich, Germany, 2007. https://doi.org/10.1109/esscirc.2007.4430311
6) H. Amhaz and G. Sicard, "A high output voltage swing logarithmic image sensor designed with on chip FPN reduction", Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), 2010
7) M. Tabet, "Double Sampling Techniques for CMOS Image Sensors", Doctoral Thesis, UMI Order No. AAT NQ77247, University Waterloo, 2002
8) N. Akahane, R. Ryuzaki, S. Adachi, K. Mizobuchi and S. Sugawa, "A 200dB Dynamic Range Iris-less CMOS Image Sensor with Lateral Overflow Integration Capacitor using Hybrid Voltage and Current Readout Operation", IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 2006. https://doi.org/10.1109/isscc.2006.1696161
9) C.A. de Moraes Cruz, D.W. de Lima Monteiro and I.L. Marinho, "Extended use of Pseudo-Flash Reset Technique for an Active Pixel with Logarithmic Compressed Response", Proceedings of 25th Symposium on Integrated Circuit and System Design, SBCCI, Brasilia-BR, 2012. https://doi.org/10.1109/sbcci.2012.6344425