WORKSHOP PAPER
Temperature Compensation Scheme for Logarithmic CMOS Image Sensor
Hakim Zimouche1, Hawraa Amhaz1, Gilles Sicard1
1CNRS, G-INP, UJF, TIMA Laboratory, Grenoble, France,

Abstract

This paper presents a temperature compensation method for logarithmic CMOS image sensors using a compensation circuit that generates specific voltages to compensate temperature variation of the sensor output signal voltage and output reference voltage. The method involves copying the photocurrent, using a pixel structure with improved output voltage swing, and adding a column amplifier branch for the compensation circuit, achieving good temperature stability of the sensor response in the temperature range from -30 to 125 degrees Celsius without altering the sensor operation.
Publisher: IISS (Int. Image Sensors Society)
Year: 2011
Workshop: IISW
URL: https://doi.org/10.60928/q9gh-rnal
Download PDF

Keywords

CMOS image sensors, temperature compensation, dynamic range,

References

1) A. El Gamal and H. Eltoukhy, "CMOS image sensors", IEEE, Circuits and Devices Magazine, 2005. https://doi.org/10.1109/mcd.2005.1438751
2) E. Labonne, G. Sicard, and M. Renaudin, "An on-pixel fpn reduction method for a high dynamic range cmos imager", Proc. 33rd IEEE European Solid State Circuits Conference ESSCIRC’07, Munich, Germany, 2007. https://doi.org/10.1109/esscirc.2007.4430311
3) C. Mead and M. Ismael, "Analog VLSI implementation of neural systems", Boston, MA: Kluwer, 1989. https://doi.org/10.1007/978-1-4613-1639-8
4) H. Amhaz and G.Sicard, "A high output voltage swing logarithmic image sensor designed with on chip fpn reduction", Proc. 6th IEEE Conference on Ph.D. Research in Microelectronics and Electronics PRIME’10, Berlin, Germany, 2010
5) P. K. T. Mok and K. N. L., "Design considerations of recent advanced low-voltage low-temperature-coefficient cmos bandgap voltage reference", Proc. Custom Integrated Circuits Conference the IEEE 2004, 2004. https://doi.org/10.1109/cicc.2004.1358907
6) D.-S. Min, D.-S. Jun, S. Cho, Y. Seok, Y. Kim, K.-R. Min, J. Han, J. Roh, O. H. Kwon, D. Chin, and Y. E. Park, "Temperature-compensation circuit techniques for high-density cmos drams", Proc. Digest of Technical Papers VLSI Circuits 1991 Symp, 1991. https://doi.org/10.1109/vlsic.1991.760110