RTS noise characterization and suppression for advanced CMOS image sensors

Rihito Kuroda¹, Shinya Ichino¹, Takezo Mawaki¹, Tomoyuki Suwa¹, Akinobu Teramoto²,

and Shigetoshi Sugawa^{1,2}

1 Graduate School of Engineering, Tohoku Uniersity

6-6-11-811 Aza Aoba, Aramaki Aoba-ku, Sendai, Miyagi, 980-8579, Japan

2 New Industry Creation Hatchery Center, Tohoku University

6-6-10 Aza Aoba, Aramaki Aoba-ku, Sendai, Miyagi, 980-8579, Japan

E-mail: rihito.kuroda.e3@tohoku.ac.jp

Abstract The transistor noise is becoming more important in ultralow noise CMOS image sensors as well as with 3D stacking structures. This paper presents statistical measurement results and analyses of random telegraph signal noise of source follower transistors using array test circuits. The impacts of driving current as well as the shape of transistor gate are investigated and discussed toward the suppression of random telegraph signal noise. In addition, parameters to detect and analyze the impacts of random telegraph signal noise is discussed in detail.

Keywords: random telegraph signal noise, source follower transistors, CMOS image sensor

1. Introduction

Random telegraph signal (RTS) in current-voltage characteristics of MOSFETs occurs due to the capture and emission of a channel carrier(s) by a gate insulator trap(s) [1]. RTS noise (RTN) in CMOS image sensors is becoming more important as being a major noise source in low noise CMOS image sensors [2-3]. RTN of in-pixel source follower (SF) has been considered to be the important as it is difficult to be reduced by circuit technologies [4]. Meanwhile, 3D stacking technologies of light receiving substrate and logic circuit substrate(s) have been driving force of development in CMOS image sensors in recent years for performance improvement as well as adding new function [5-9]. The electrical connection pitch has been rapidly scaled, CMOS image sensors with the pixel-wise connections were reported to be useful for integrating pixel- or pixel block-wise circuitry such as analog-to-digital converters [7-8]. In this case however, highly-scaled transistors in the bottom substrate are to be used for analog front-end circuits such as comparators [7-8], or even in-pixel SF driver [9]. Consequently, measurement and characterization of RTN in large number of transistors are critically important for noise suppression of advanced CMOS image sensors.

We have been researching on statistical measurements and analyses of large number of transistors using array test circuits with fast measurement speed and high precision, and shed light on the impacts of transistor structure, process conditions, operation conditions and so on [10-13]. In this presentation, the recent advancements of our research activities are summarized.

2. Measurement results and discussions

2.1 Effect of operation current

Fig.1 and 2 show a circuit schematic of the array test circuit and a chip micrograph used in this work. The chip was fabricated by a 0.18 μ m 1-poly-Si 5-metal layer CMOS image sensor technology with 3.3V supply voltage. The pixel pitch was 10 μ m. The circuit structure is quite simple so that process conditions can be modified easily. The chip outputs analog signal. Fig.3 shows the analog front-end circuit board of the measurement system. The system background noise is as low as 60 μ mV_{ms} [13].

Fig.4 shows the measured distribution of RTN by means of (a) root mean square of output voltage (V_{rms}) and (b) amplitude of signal transitions for different current conditions, respectively. It is obvious that with a lower operation current, the appearance

probability is smaller, however the impact of a trap toward the amplitude becomes larger. Fig. 5 illustrates the mechanism to explain the obtained behavior [14].

2.2 Effect of transistor gate shape

Fig.6 shows the illustrations of octagonal and trapezoidal shaped transistors measured with conventional rectangular transistors [15]. Fig.7 shows the measured distribution of V_{rms} for (a) rectangular and octagonal shaped buried channel SF and (b) rectangular and trapezoidal shaped surface channel SF with various gate width, respectively. It is obvious that octagonal transistor without shallow trench isolation (STI) edge results in lower noise. Also, under the same gate length of 0.44 μ m, distribution of RTN seems to be governed by gate width at source electrode side of transistors.

2.3 Effect of time constants and number of states

Fig.8 and 9 shows the measurement results of transistors with gate width/length of 0.28μ m/ 0.22μ m, respectively, where Fig.8 shows typical waveforms of RTN and Fig.9 shows the relationship between (a) V_{rms} and (b) RTN amplitude with correlated double sampling (CDS) and without CDS, respectively [16]. The values of V_{rms} with and without CDS are very different depending on the time constants and number of states, whereas the values of amplitude with and without CDS are highly correlated. The results suggest that the amplitude should be another important parameter to detect and characterize the RTN in addition to V_{rms}.

4. Conclusion

The recent advancement of measurements and analyses of RTN using array test circuits were summarized. The proposed methodologies and findings are important for development of advanced CMOS image sensors.

References

- [1] M. J. Kirton et al., Adv. Phys. 38, pp.367-468 (1989).
- [2] C. Leyris et al., Proc. ESSCIRC, pp.376-379 (2006).
- [3] M-W. Seo et al., IEEE EDL, 36, pp.1344-1347 (2015).
- [4] E. Simoen et al., ECS Trans. 39, pp.3-15 (2011).
- [5] J. Aoki et al., ISSCC Dig. Tech. Papers, pp.482-483 (2013)
- [6] A. Suzuki et al., ISSCC, Dig. Tech. Papers, pp.110-111 (2015).
- [7] H. Sugo et al., VLSI Circ. Dig. Tech. pp.224-225 (2016).
- [8] M. Sakakibara et al., ISSCC, Dig. Tech. Papers, pp.80-81 (2018).
- [9] L. Grant, ISSCC Forum, 2014.
- [10] Y. Kumaga et al., Jpn. J. Appl. Phys., 50, pp.106701-1-11 (2011).
- [11] K. Abe et al., Jpn. J. Appl. Phys., 49, pp.04DC07-1-5 (2010).
- [12] R. Kuroda et al., Proc. ICMTS, pp.46-51 (2016).
- [13] T. Obara et al., Jpn. J. Appl. Phys., 53, pp.04EC19-1-7 (2014).
- [14] S. Ichino et al., Jpn. J. Appl. Phys., 57, pp.04FF08-1-6 (2018).
- [15] S. Ichino et al., ITE Trans. MTA, 6, pp.163-170 (2018).
- [16] R. Kuroda et al., ITE Trans. MTA, 6, pp.171-179 (2018).





Fig. 2. Chip micrograph of the array test circuit.



Fig. 3. Picture of circuit board used in the measurement system.



Fig. 1. Circuit schematic of array test circuit for characterization of RTN used in this work.



Fig. 4. Distribution of RTN by means of (a) root mean square of output voltage and (b) amplitude for different current conditions, respectively.



Fig. 5. Schematic diagram of channel percolation and interaction of trap illustrating a proposed model to explain the obtained RTN behavior toward current density.



Fig. 6. Schematic illustrations of (a) octagonal and (b) trapezoidal gate structures measured in this work.

Fig. 7. Distribution of V_{rms} for (a) rectangular and octagonal shaped buried channel SF and (b) rectangular and trapezoidal shaped surface channel SF with various gate width, respectively.



Fig. 8. Typical waveforms of RTN with various time constants, amplitude, and number of states.



Fig. 9. Relationship between (a) V_{rms} and (b) RTN amplitude with correlated double sampling (CDS) and without CDS, respectively.